&XVWRPHU &DUH 6ROXWLRQV 6FKHPDWLFV /D\RXWV ') Y 1+0 RF & BB Connection (Version 0.
&XVWRPHU &DUH 6ROXWLRQV 6FKHPDWLFV /D\RXWV ') Y 1+0 RF Schematic Diagram (Version 0 Edit 158) for layout version 20 VR1A VR5 VR4 VR6 10R N600 R551 C605 100n 6n8H 2k7 C557 10p E R502 4 Bias 2k7 C507 10n 33p C500 C550 15p IN_DCN2_I IN_DCN2_Q G9 G8 RXI VREF_RX RXQ G6 H7 G5 33n C608 RXIINP RXQINP 33n C609 120p C611 C610 120p R602 VREFRF02 4k7 C612 OUT_CP D4 D3 J2 A7 VANT_1 VANT_2 VC_1 VC_2 B6 VP_D_SEL C7 B3 B4 A5 C5 VB_DET DET VPCTRL_FB VPCTRL_G VPCTRL_P B1 A1 A2 A3
&XVWRPHU &DUH 6ROXWLRQV 6FKHPDWLFV /D\RXWV ') Y 1+0 RF Gnd holes (Version 0 Edit 38) for layout version 20 SYSTEM GLOBAL GND HOLES RF GLOBAL GND HOLES E500 E501 E502 E503 E505 E506 E507 E508 E510 E511 E512 E513 E514 E515 E516 E517 E518 E519 GND E101 E103 E104 E106 E107 E110 E111 E112 E113 E114 E115 E116 E117 E118 E119 GND GND GND E520 E521 E522 E523 E524 E526 E527 E528 E529 E530 E531 E532 E533 E534 E120 E121 E122 E123 E124 E125 E126 E127 E128 E129 E130 E131 E132 E133 E135 E136 E137 E138
&XVWRPHU &DUH 6ROXWLRQV 6FKHPDWLFV /D\RXWV ') Y 1+0 Baseband Block Diagram (Version 0 Edit 301) for layout version 20 FMRADIO CAMERA empty PRODUCTIONTESTPATTERN empty AUDUEMCTRL(3:0) testpattern5pin AUDUEMCTRL(3:0) FMANT LPRF FMANT GPIO(29:0) module PUSL(3:0) A XAUDIO(17:0) LCDUI(2:0) GENIO(31:0) OUT RFCONVCTRL(2:0) CCP(4:0) PUSL(3:0) GENIO(31:0) PUSL(3:0) AUDUEMCTRL(3:0) LPRFCLK GENIO(31:0) KEY_UI lilly LCDUI(2:0) Components: 356-385 Components: 130-149 Components: 1000
&XVWRPHU &DUH 6ROXWLRQV 6FKHPDWLFV /D\RXWV ') Y 1+0 System Connector (Version 1.
&XVWRPHU &DUH 6ROXWLRQV 6FKHPDWLFV /D\RXWV ') Y 1+0 User Interface (Version 1.
&XVWRPHU &DUH 6ROXWLRQV 6FKHPDWLFV /D\RXWV ') Y 1+0 Power management (Version 1.3 Edit 110) for layout version 20 0 2 1 GND VBAT D200 UEM_V4.4_WDOGS_ENABLED CHARGER(4:0) 4 3 VBATT6 VBATT3 VBATT2 VBATT1 GND B200 32.
&XVWRPHU &DUH 6ROXWLRQV 6FKHPDWLFV /D\RXWV ') Y 1+0 Light Filtering (Version 2.
&XVWRPHU &DUH 6ROXWLRQV 6FKHPDWLFV /D\RXWV ') Y 1+0 Discrete decoupling capacitors for UPP (v.1.3 ed.
&XVWRPHU &DUH 6ROXWLRQV 6FKHPDWLFV /D\RXWV ') Y 1+0 Infrared Module (Version 2.
&XVWRPHU &DUH 6ROXWLRQV 6FKHPDWLFV /D\RXWV ') Y 1+0 UPP 8M (Version 2.0 Edit 99) for layout version 20 J402 J403 J404 D400 UPP8M_V1.
&XVWRPHU &DUH 6ROXWLRQV 6FKHPDWLFV /D\RXWV ') Y 1+0 Flash Memory (Version 2.
&XVWRPHU &DUH 6ROXWLRQV 6FKHPDWLFV /D\RXWV ') Y 1+0 SIM Reader (Version 1.
&XVWRPHU &DUH 6ROXWLRQV 6FKHPDWLFV /D\RXWV ') Y 1+0 Bluetooth BT102 module (Version 1.
&XVWRPHU &DUH 6ROXWLRQV 6FKHPDWLFV /D\RXWV ') Y 1+0 GSM RF - BB Interface (Version 1.
&XVWRPHU &DUH 6ROXWLRQV 6FKHPDWLFV /D\RXWV ') Y 1+0 Pull down if no LPRF (Version 0 Edit 11) for layout version 20 GENIO(31:0) GENIO(21) GENIO(22) GENIO(19) AUDUEMCTRL(3:0) AUDUEMCTRL(1) AUDUEMCTRL(2) AUDUEMCTRL(3) PUSL(3:0) PUSL(0) C136 2 /2 27p C137 C137 1 /2 27p 2 /2 27p PUSL(1) R137 2 /2 2k2 C135 2 /2 27p R136 1 /2 2k2 C135 1 /2 27p 2k2 C136 1 /2 27p R135 PUSL(2) 4x100k GND ,VVXH &RS\ULJKW 1RNLD $OO ULJKWV UHVHUYHG 3DJH $
&XVWRPHU &DUH 6ROXWLRQV 6FKHPDWLFV /D\RXWV ') Y 1+0 Discrete capacitors for memory without VFlash1 (Version 1.
&XVWRPHU &DUH 6ROXWLRQV 6FKHPDWLFV /D\RXWV ') Y 1+0 Audio Interface (Version 1.
&XVWRPHU &DUH 6ROXWLRQV 6FKHPDWLFV /D\RXWV ') Y 1+0 MultiGND symbol bypass (Version 0.
&XVWRPHU &DUH 6ROXWLRQV 6FKHPDWLFV /D\RXWV ') Y 1+0 Old power discrete used (v.0 ed.
&XVWRPHU &DUH 6ROXWLRQV 6FKHPDWLFV /D\RXWV ') Y 1+0 Component layout diagram, top, version 20 ,VVXH &RS\ULJKW 1RNLD $OO ULJKWV UHVHUYHG 3DJH $
&XVWRPHU &DUH 6ROXWLRQV 6FKHPDWLFV /D\RXWV ') Y 1+0 Component layout diagram, bottom, version 20 ,VVXH &RS\ULJKW 1RNLD $OO ULJKWV UHVHUYHG 3DJH $
&XVWRPHU &DUH 6ROXWLRQV 6FKHPDWLFV /D\RXWV ') Y 1+0 Test points pcb v_20, top Test points pcb v_20, bottom ,VVXH &RS\ULJKW 1RNLD $OO ULJKWV UHVHUYHG 3DJH $
&XVWRPHU &DUH 6ROXWLRQV ,VVXH 6FKHPDWLFV /D\RXWV ') Y &RS\ULJKW 1RNLD $OO ULJKWV UHVHUYHG 1+0 3DJH $
