User Guide
Table Of Contents
- 10 - SCHEMATICS
- Table of Contents
- Title: Top level schematic
- Title: Top sheet (2)
- Title: DCT4 Common Baseband Schematic (Top level 2)
- Title: 5 pin Production Test Pattern
- Title: RF top sheet schematic
- Title: Mjoelner
- Title: Power amplifier
- Title: BB RF interface components
- Title: DCT4 common BB Schematic (top level)
- Title: RH-4 System connector
- Title: GSM RF BB interface
- Title: RH-4 Audio
- Title: MultiGND symbol bypass
- Title: GENIO and GPIO connection block
- Title: Rohm IR module 1.8V
- Title: Testpoints based Ostrich interface
- Title: Test and emulator interface
- Title: SIM reader
- Title: Testpoints for JTAG emulator
- Title: DC/DC convertor
- Title: RH-4 User interface
- Title: Discrete power management
- Title: Light filtering
- Title: Old power discrete users
- Title: UPP 8M implementation
- Title: Combo memory 128 +8 Mbit
- Title: Discrete decoupling capacitors for UPP
- Title: Discrete capacitors for memory without VFlash 1
- Title: Empty wing sheet
- BACK TO MAIN PAGE
&&67HFKQLFDO'RFXPHQWDWLRQ 6FKHPDWLFV 5+
,VVXH0D\ 1RNLD&RUSRUDWLRQ 3DJH
&RPSDQ\&RQILGHQWLDO
7LWOH%%5)LQWHUIDFHFRPSRQHQWV
J10
VBATTRF VR1A VR2
0
1
J11
INT_29B INT_30B INT_31BINT_26B INT_27B INT_28B
8
INT_24B INT_25B
INT_4B
6
9
2
3
4
5
7
INT_15B
INT_14B
INT_16B
0
1
INT_2B
INT_9B
INT_13B
INT_11B
0
INT_3B
INT_12B
6
5
INT_17B
INT_5B
2
1
0
INT_8B
INT_6B
INT_7B
INT_1B
VR5 VR6 VR7
INT_19B
VIO
RFCLK_I
RFICCTRL_O(2:0)
GENIO_O(31:0)
RFCONV_O(9:0)
SLOWAD_O(6:0)
RFAUXCONV_O(2:0)
AUDIODATA(3:0)
VR3 VR4