User Guide
Table Of Contents
- 10 - SCHEMATICS
- Table of Contents
- Title: Top level schematic
- Title: Top sheet (2)
- Title: DCT4 Common Baseband Schematic (Top level 2)
- Title: 5 pin Production Test Pattern
- Title: RF top sheet schematic
- Title: Mjoelner
- Title: Power amplifier
- Title: BB RF interface components
- Title: DCT4 common BB Schematic (top level)
- Title: RH-4 System connector
- Title: GSM RF BB interface
- Title: RH-4 Audio
- Title: MultiGND symbol bypass
- Title: GENIO and GPIO connection block
- Title: Rohm IR module 1.8V
- Title: Testpoints based Ostrich interface
- Title: Test and emulator interface
- Title: SIM reader
- Title: Testpoints for JTAG emulator
- Title: DC/DC convertor
- Title: RH-4 User interface
- Title: Discrete power management
- Title: Light filtering
- Title: Old power discrete users
- Title: UPP 8M implementation
- Title: Combo memory 128 +8 Mbit
- Title: Discrete decoupling capacitors for UPP
- Title: Discrete capacitors for memory without VFlash 1
- Title: Empty wing sheet
- BACK TO MAIN PAGE
&&67HFKQLFDO'RFXPHQWDWLRQ 6FKHPDWLFV 5+
,VVXH0D\ 1RNLD&RUSRUDWLRQ 3DJH
&RPSDQ\&RQILGHQWLDO
7LWOH5)WRSVKHHWVFKHPDWLF
Components: 800 - 899 Components: 600 - 799
INT_13R
INT_12R
INT_14R
INT_17R
INT_26R
INT_4R
INT_31R
INT_5R
TX_1800
TX_900
TX_DCS_PCS
TX_GSM
VBATTRF_
VBD
VPD_1800
VPD_900
VTXB_900
VTXLO_900
V_BS
VR7 VIOVR5
INT_3R
POWER_AMP
DET
PA_IDENT
INT_16R
INT_19R
INT_8R
VBATTRF
INT_27R
INT_28R
INT_29R
VR1A VR4
INT_11R
INT_1R INT_9R
INT_6R INT_7R
VR6VR3VR2
INT_2R
INT_30R
INT_25R
VPD_1800
VPD_900
VREF1
VTXB_900
VTXLO_900
V_BS
RXIINN
RXIINP
RXQINN
RXQINP
TXC
TXIOUTN
TXIOUTP
TXP
TXQOUTN
TXQOUTP
TX_1800
TX_900
TX_DCS_PCS
TX_GSM
VBD
INT_24R
MJOELNER
DET
HGR_TEMPPA_IDENT
RESET
RFBUSCLK
RFBUSDA
RFBUSEN1
RFCLK_I
RXIINN
RXQINN
HGR_TEMP
INT_15R
RXIINP
RXQINP
VREF1
RFBUSEN1
RFBUSCLK
RFBUSDA
RESET
TXC
TXP
TXIOUTP
TXIOUTN
TXQOUTP
TXQOUTN
RFCLK_I