User Guide
PAMS Technical Documentation CMT Module MA4
NPM-5
,VVXH 1RNLD&RUSRUDWLRQ 3DJH
'LJLWDO&RQWURO
7KHMAD2WD1 $6,&ZKLFKFRQVLVWVRID0&8DV\VWHP$6,&DQGD'63FRQWUROVWKH
EDVHEDQGIXQFWLRQV
MAD2WD1
0$':'FRQWDLQVIROORZLQJEXLOGLQJEORFNV
• ARM RISC processor with both 16-bit instruction set (THUMB mode) and 32-bit
instruction set (ARM mode)
• TI Lead DSP core with peripherals
• BUSC (Bus Controller for controlling accesses from ARM to API, System Logic and
MCU external memories, both 8- and 16-bit memories)
• System Logic
7KHMAD2WD1 RSHUDWHVIURPD0+]V\VWHPFORFNZKLFKLVJHQHUDWHGE\DQLQWHU
QDOGLYLGHE\FLUFXLWLQWKH+$*$55)$6,&,QSXWWRWKH+$*$5GLYLGHULVIURPWKH
0K]9&;2IUHTXHQF\7KHMAD2WD1 VXSSOLHVD0+]LQWHUQDOFORFNIRUWKH0&8
DQGV\VWHPORJLFEORFNVDQGD0+]FORFNIRUWKH'63ZKHUHLWLVPXOWLSOLHGWR
0+]'63FORFN13MHz x 7/2)
7KHV\VWHPFORFNLVVWRSSHGLQVOHHSPRGHE\GLVDEOLQJWKH9&;2VXSSO\IURPWKH&&217
UHJXODWRURXWSXW957KH&&217SURYLGHVDN+]VOHHSFORFNIRULQWHUQDOXVHDQGWR
WKH0$'ZKLFKLVXVHGIRUWKHVOHHSPRGHWLPLQJ7KHVOHHSFORFNLVDFWLYHZKHQWKHUH
LVDEDWWHU\YROWDJHDYDLODEOHLHDOZD\VZKHQWKHEDWWHU\LVFRQQHFWHG
MAD2WD1 VXSSO\YROWDJHVDUH9%%IRU,2DQG9&25(IRU,QWHUQDOIXQFWLRQVDV&38
'63DQG6\VWHP/RJLF
0HPRU\
7KH0&8SURJUDPFRGHUHVLGHVLQDQH[WHUQDOIODVKSURJUDPPHPRU\ZKLFKVL]HLV
0ELWVN[ELW7KH0&8ZRUNGDWDPHPRU\VL]HLVNELWVN[ELW
7KH%XV&RQWUROOHU%86&VHFWLRQLQWKHMAD2WD1 GHFRGHVWKHFKLSVHOHFWVLJQDOVIRU
WKHH[WHUQDOPHPRU\GHYLFHVDQGWKHV\VWHPORJLF%86&FRQWUROVLQWHUQDODQGH[WHUQDO
EXVGULYHUVDQGPXOWLSOH[HUVFRQQHFWHGWRWKH0&8GDWDEXV7KH0&8DGGUHVVVSDFHLV
GLYLGHGLQWRDFFHVVDUHDVZLWKVHSDUDWHFKLSVHOHFWVLJQDOV%86&VXSSRUWVDSURJUDPPD
EOHQXPEHURIZDLWVWDWHVIRUHDFKPHPRU\UDQJH
3URJUDPDQG'DWD0HPRU\
7KH0&8SURJUDPFRGHUHVLGHVLQWKHSURJUDPPHPRU\ZKLFKLVD0ELWVN[
ELW)ODVKPHPRU\
1RQYRODWLOHGDWDPHPRU\LVLPSOHPHQWHGZLWKSURJUDP)ODVKPHPRU\6SHFLDO((3520
HPXODWLRQ(((0PXVRIWZDUHLVXWLOL]HG
:RUN0HPRU\
7KHZRUNPHPRU\LVDVWDWLF5$0RIVL]HNN[7KHPHPRU\FRQWHQWVDUH










