User Guide
&&67HFKQLFDO'RFXPHQWDWLRQ 6FKHPDWLFV/D\RXWV')BD 1$0
,VVXH &RS\ULJKWÈ1RNLD$OOULJKWVUHVHUYHG&RPSDQ\FRQILGHQWLDO 3DJH$
&38
Sheet of
SELF TEST
ExtMCUDa7
MCUGenIODa3
N9
5
4
3
2
1
0
GND
JTRst
N12
JTDI
N13
MCUAd1
N2
MCUAd0
N3
VCC_CORE
N4
N5
MCUWrX
N6
ExtMCUDa3
ExtMCUDa6
N7
N8
MCUAd3
M5
MCURdX
M6
ExtMCUDa2
ExtMCUDa5
M7
MCUGenIODa0
M8
MCUGenIODa4
M9
N1
MCUAd2
MCUGenIODa6
N10
N11
ROM1SelX
MCUGenIODa5
M1
MCUAd6
M10
VCC_CORE
M11
RAMSelX
JTClk
M12
M13
JTMS
M2
MCUAd5
M3
MCUAd4
M4
CoEmu1
L13
L2
MCUAd9
L3
MCUAd8
L4
MCUAd7
L5
GND
ExtMCUDa1
L6
L7
ExtMCUDa4
MCUGenIODa1
L8
L9
MCUAd10
ExtMCUDa0
K6
K7
VCC_IO
K8
MCUGenIODa2
GND
K9
ARMGND
L1
L10
MCUGenIODa7
JTDO
L11
L12
CoEmu0
K1
MCUAd13
K10
SCVCC
K11
RFClk
RFClkGND
K12
SIMCardDetX
K13
K2
MCUAd12
K3
MCUAd11
ARMVCC
K4
K5
J1
SCGND
J10
J11
ROM2SelX
J12
GND
J13
EEPROMSelX
MCUAd15
J2
MCUAd14
J3
J4
GND
H1
VCC_IO
LEADVCC
H10
H11
MCUGenlO1
TestMode
H12
ESysResetX
H13
MCUAd18
H2
H3
MCUAd17
LEADGND
H4
MCUAd16
Row3
G1
VCC_CORE
G10
MCUGenlO4
VCC_CORE
G11
G12
VibraPWM
VCC_IO
G13
MCUAd21
G2
G3
MCUAd20
MCUAd19
G4
GND
F1
Row0
HeadDet
F10
HookDet
F11
F12
LoByteSelX
F13
LEADGND
Row1
F2
Row2
F3
F4
BuzzPWM
E1
LEADVCC
GND
E10
VCXOPwr
E11
E12
MCUGenlO3
MCUGenlO2
E13
Row4
E2
E3
Row5LCDCD
E4
SynthPwr
Col4
D2
Col3
D3
Col2
D4
D5
GND
D6
AccRxData
D7
COBBAQda
DSPXF
D8
D9
C6
COBBAClk
COBBAIda
C7
C8
PCMIO
GND
C9
D1
LCDCSX
VCC_IO
D10
LEADVCC
D11
D12
SIMCardPwr
D13
C10
C11
SIMCardData
C12
TxPwr
RxPwr
C13
C2
LEADGND
C3
Col0
Col1
C4
AccTxData
C5
SynthEna
B3
B4
SynthEna2X
MBUS
B5
VCC_IO
B6
B7
VCC_CORE
B8
PCMDClk
PCMTxData
B9
C1
DSPGenOut2
GenCCONTCSX
A8
PCMSClk
PCMRxData
A9
B1
SynthClk
GenSDIO
B10
B11
SIMCardRstX
CCONTInt
B12
B13
PURX
B2
SynthData
A12
SIMCardClk
Clk32k
A13
A2
TxPa
A3
FrACtrl
A4
DSPGenOut4
A5
DSPGenOut5
COBBACSX
A6
COBBASDa
A7
1
0
D200
MAD2WD1_ROM6_V16_UBGA
A1
MCUGenlO0
GenSClk
A10
A11
SIMCardIOC
68k
R213
0R
R217
V202
BAV70W
0R
R212
R2
2x10k
5
4
7
0
1
2
3
6
not_assembled
PDTC114EE
V225
R1
1
0
GND
J257
1
0
7
6
5
4
3
2
1
0
1
4
3
6
5
2
J241
J240
100k
R202
0
10k
not_assembled
J226
VBB
GND
R225
20
19
18
17
16
15
14
13
12
10n
C203
21
PDTC114EE
V201
R1
R2
2x10k
J256
GND
J242
VBB
0
9
1
2
3
4
5
6
7
8
C205
VCORE
2
1
0
1
0
2u2_10V
VCORE
4
VPP
4
3
2
C206
10n
GND
6
5
4
3
2
1
0
47k
P
12
J254
3
2
R214
12
13
14
15
0
1
GND
0
1
0
7
4
2
1
8
9
8
9
10
11
C218
27p
1
10
19
20
21
11
12
13
14
15
16
17
18
5
J229
33n
C211C204
10n
C213
1n0
1
J230
R205
0R
NOT_ASSEMBLED
10n
C217
GND
0
1
2
J250
GND
J227
C208
10n
C209
10n
V.
0600
Edit
3
Name
cpu
Assoc
DCT3 GSM/PCN
xx yy
J1
10
GND
THIS DOCUMENT IS THE PROPERTY OF NOKIA MOBILE PHONES
THIS DRAWING CONTAINS PROPRIETY AND CONFIDENTIAL INFORMATION
UNAUTHORIZED REPRODUCTION OF THIS DRAWING IS NOT PERMITTED
WORK
THIS DRAWING IS PROTECTED BY COPYRIGHT AS AN UNPUBLISHED
COPYRIGHT(C) NOKIA MOBILE PHONES. ALL RIGHTS RESERVED
Dr.
Des.
Appr
HUIKARI 10-Oct-02
16-May-95
dd-mmm-y
y
File
/disks/hdd18/nsm-5/df9/df9_03/BB/cpu
Lylyharj
1 (01)
Proj
HDd18
Drw.
J253
J228
47k
R216
33n
C201
0
1
J235
3
N_B
4
VOUT
5
GND
6
VIN
GND
R211
N220
TK11230BMCL
CNT
1
2
GND
VB
10k
T5
R203
4k7
F5
S_OE
F4
S_UB
B8
S_WE
C5
T1
T2
D5
C6
T3
T4
D6
E7
NC
A10
A11
NC
NC
A12
H1
NC
H2
NC
H3
NC
S-CE2
D8
S_CE1
G10
F3
S_LB
F_WP
E3
A1
NC
NC
H10
NC
H11
H12
NC
NC
A2
A3
NC
17
G4
G3
19
E5
NC
C4
F_CE
H7
F_OE
H9
F_RP
D4
C3
F_WE
B7
E9
E10
C9
C10
C8
B10
F8
F7
B6
F9
F10
E8
E6
D7
C7
B9
B3
G8
G7
H5
H4
G6
G5
B4
0
H6
G9
B5
A4
A8
A7
A6
A5
16
VBB
D9=
FOR FLASH
FOR SRAM
DATA IXO
E4=VPP
D210
LRS1341
FLASHM 16Mx16
A
SRAM 2Mx16
A FOR FLASH
D10=
VBB
A9,D3,H8= GND
VBB
J252
0R
R206
NOT_ASSEMBLED
8
VBB
VBB
J236
0
9
10
11
12
13
14
15
1
2
3
4
5
6
7
J225
J251
C220
10n
VBB
3
2
1
0
8
9
GND
0
2
1
8
7
6
5
4
3
J237
11
2
1
10
9
C212
100n
GND
GND
3
1
2
GND
J260
0
2
1
3
4
J255
47k
R215
220k
R201
J239
VBB
CCUT
PURX
BATTIO
PWM(1:0)
CCONTCSX
MCUDA(15:0)
MEMC(9:0)
MCUAD(0)
TXP
HEADDET
LCDEN
COL(4:0)
ROW(5:0)
EMU(6:0)
SCLK
SYNTHIF(2:0)
LCDRSTX
CNTVR(4:0)
IQData(1:0)
COBBA_RESET_X
HAGAR_RESET_X
RFC
COBBAIF(3:0)
SDATA
SIMIF(4:0)
MCUAD(21:0)
SENA
BUZZER
VIBRA
PCM(3:0)
FBUS(1:0)
GENSIO(1:0)
CARDDET
CHARLIM
HOOKDET
BUTTON_CTRL_2
IRONX
KBLIGHTS
MBUS
CCONTINT
SLEEPCLK