Data Sheet

©
Nexperia B.V. 2017. All rights reserved
74HC_HCT00 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 7 — 25 November 2015 12 of 15
Nexperia
74HC00; 74HCT00
Quad 2-input NAND gate
13. Abbreviations
14. Revision history
Table 10. Abbreviations
Acronym Description
CMOS Complementary Metal-Oxide Semiconductor
DUT Device Under Test
ESD ElectroStatic Discharge
HBM Human Body Model
LSTTL Low-power Schottky Transistor-Transistor Logic
MM Machine Model
TTL Transistor-Transistor Logic
Table 11. Revision history
Document ID Release date Data sheet status Change notice Supersedes
74HC_HCT00 v.7 20151125 Product data sheet - 74HC_HCT00 v.6
Modifications:
Type numbers 74HC00N and 74HCT00N (SOT27-1) removed.
74HC_HCT00 v.6 20111214 Product data sheet - 74HC_HCT00 v.5
Modifications:
Legal pages updated.
74HC_HCT00 v.5 20101125 Product data sheet - 74HC_HCT00 v.4
74HC_HCT00 v.4 20100111 Product data sheet - 74HC_HCT00 v.3
74HC_HCT00 v.3 20030630 Product data sheet - 74HC_HCT00_CNV v.2
74HC_HCT00_CNV v.2 19970826 Product specification - -