Specifications

XIO3130
www.ti.com SLLS693F–MAY 2007–REVISED JANUARY 2010
4.3.22 Pre-fetchable Base Upper 32 Bits Register ................................................................. 96
4.3.23 Pre-fetchable Limit Upper 32 Bits Register ................................................................. 96
4.3.24 I/O Base Upper 16 Bits Register ............................................................................. 97
4.3.25 I/O Limit Upper 16 Bits Register .............................................................................. 97
4.3.26 Capabilities Pointer Register .................................................................................. 97
4.3.27 Interrupt Line Register ......................................................................................... 98
4.3.28 Interrupt Pin Register .......................................................................................... 98
4.3.29 Bridge Control Register ........................................................................................ 98
4.3.30 Capability ID Register ........................................................................................ 100
4.3.31 Next-Item Pointer Register ................................................................................... 100
4.3.32 Power Management Capabilities Register ................................................................. 100
4.3.33 Power Management Control/Status Register .............................................................. 101
4.3.34 Power Management Bridge Support Extension Register ................................................ 102
4.3.35 Power Management Data Register ......................................................................... 102
4.3.36 MSI Capability ID Register ................................................................................... 102
4.3.37 Next-Item Pointer Register ................................................................................... 102
4.3.38 MSI Message Control Register .............................................................................. 103
4.3.39 MSI Message Address Register ............................................................................ 103
4.3.40 MSI Message Upper Address Register .................................................................... 104
4.3.41 MSI Message Data Register ................................................................................. 104
4.3.42 Capability ID Register ........................................................................................ 104
4.3.43 Next-Item Pointer Register ................................................................................... 106
4.3.44 Subsystem Vendor ID Register ............................................................................. 106
4.3.45 Subsystem ID Register ....................................................................................... 106
4.3.46 PCI Express Capability ID Register ......................................................................... 106
4.3.47 Next-Item Pointer Register ................................................................................... 107
4.3.48 PCI Express Capabilities Register .......................................................................... 107
4.3.49 Device Capabilities Register ................................................................................. 107
4.3.50 Device Control Register ...................................................................................... 108
4.3.51 Device Status Register ....................................................................................... 109
4.3.52 Link Capabilities Register .................................................................................... 110
4.3.53 Link Control Register ......................................................................................... 111
4.3.54 Link Status Register .......................................................................................... 112
4.3.55 Slot Capabilities Register .................................................................................... 112
4.3.56 Slot Control Register .......................................................................................... 114
4.3.57 Slot Status Register ........................................................................................... 116
4.3.58 TI Proprietary Register ....................................................................................... 117
4.3.59 TI Proprietary Register ....................................................................................... 117
4.3.60 TI Proprietary Register ....................................................................................... 118
4.3.61 General Control Register ..................................................................................... 118
4.3.62 L0s Idle Timeout Register .................................................................................... 120
4.3.63 General Slot Info Register ................................................................................... 120
4.3.64 Advanced Error Reporting Capabilities ID Register ...................................................... 121
4.3.65 Next Capability Offset/Capability Version Register ....................................................... 121
4.3.66 Uncorrectable Error Status Register ........................................................................ 121
Copyright © 2007–2010, Texas Instruments Incorporated Contents 5