Specifications

XIO3130
SLLS693FMAY 2007 REVISED JANUARY 2010
www.ti.com
Table 4-74. Bit Descriptions – Device Capabilities Register
BIT FIELD NAME ACCESS DESCRIPTION
31:28 RSVD r Reserved. When read, these bits return zeros.
Captured slot power limit scale. This field is only applicable to upstream ports and is
27:26 CSPLS ru
hardwired to zero.
Captured slot power limit value. This field is only applicable to upstream ports and is
25:18 CSPLV ru
hardwired to zero.
17:16 RSVD r Reserved. When read, these bits return zeros.
Role-based error reporting. This bit is set to 1b to indicate support for role-based error
15 RBER r
reporting.
Power indicator present. This bit indicates whether the XIO3130 has a power indicator. This
14 PIP r
bit is hardwired to zero.
Attention indicator present. This bit indicates whether the XIO3130 has an attention
13 AIP r
indicator. This bit is hardwired to zero.
Attention button present. This bit indicates whether the XIO3130 has a power button. This bit
12 ABP r
is hardwired to zero.
11:6 RSVD r Reserved. When read, these bits return zeros.
Extended tag field supported. This bit indicates the size of the tag field supported. This bit is
5 ETFS r
hardwired to 0, which indicates support for 5-bit tag fields.
Phantom functions supported. This field is read-only 00b, which indicates that function
4:3 PFS r
numbers are not used for phantom functions.
Max payload size supported. This field indicates the maximum payload size that the device
2:0 MPSS r can support for TLPs. This field is encoded as 001b, which indicates that the maximum
payload size for a TLP is 256 bytes.
4.3.50 Device Control Register
The Device Control register controls PCI Express device-specific parameters.
PCI register offset: 98h
Register type: Read/Write; Read Only
Default value: 2000h
BIT NUMBER 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
RESET STATE 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0
Table 4-75. Bit Descriptions – Device Control Register
BIT FIELD NAME ACCESS DESCRIPTION
15 RSVD r Reserved. When read, this bit returns zero.
Max read request size. This field is programmed by the host software to set the maximum
size of a read request that the XIO3130 can generate. The XIO3130 uses this field in
conjunction with the Cache Line Size register to determine how much data to fetch on a
read request. This field is encoded as:
000 – 128B
001 – 256B
14:12 MRRS rw
010 – 512B (default)
011 – 1024B
100 – 2048B
101 – 4096B
110 – Reserved
111 – Reserved
Enable no snoop. Since the XIO3130 does not support setting the no-snoop attribute, this bit
11 ENS r
is read-only zero.
108 XIO3130 Configuration Register Space Copyright © 2007–2010, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): XIO3130