Service manual

26
8258I N/B Maintenance
8258I N/B Maintenance
Supports 10 Mb/s and 100 Mb/s N-way Auto-negotiation operation
PCI local bus single-chip fast Ethernet controller
- Compliant to PCI revision 2.2
- Supports PCI clock 16.75 MHz-40 MHz
- Supports PCI target fast back-to-back transaction
- Provides PCI bus master data transfers and PCI memory space or I/O space mapped data transfers of
RTL8100C(L)'s operational registers
- Supports PCI VPD (Vital Product Data)
- Supports ACPI, PCI power management
Supports 25 MHz crystal or 25 MHz OSC as the internal clock source. The frequency deviation of either
crystal or OSC must be within 50 PPM
Compliant to PC99/PC2001 standard
Supports Wake-On-LAN function and remote wake-up (Magic Packet*, LinkChg and Microsoft® wake-up
frame)
Supports 4 Wake-On-LAN (WOL) signals (active high, active low, positive pulse and negative pulse)
Supports auxiliary power-on internal reset, to be ready for remote wake-up when main power still remains off
Supports auxiliary power auto-detect, and sets the related capability of power management registers in PCI
MiTac Secret
Confidential Document