Technical data

vsim
94
-
ModelSim Command Reference ModelSim EE/PLUS Reference Manual
-restore <filename>
Specifies that VSIM is to restore a simulation saved with the
checkpoint
command (p291).
Optional. Use the
-nocompress
switch (above) if compression was turned off when the
checkpoint
command (p291) was used or if VSIM was initially invoked with -
nocompress
. See additional discussion in "How to use checkpoint/restore" (p530); -
nocompress
is also an option of the
restore
command (p357).
-sdfmin | -sdftyp | -sdfmax [<instance>=]<sdf_filename>
Annotates VITAL or Verilog cells in the specified SDF file (a Standard Delay Format file)
with minimum, typical, or maximum timing. Optional. The use of [<instance>=] with
<sdf_filename> is also optional.; this is used when the back annotation it is not being done
at the top level. See "Specifying SDF files for simulation" (p436).
-sdfnoerror
Errors issued by the SDF annotator while loading the design prevent the simulation from
continuing, whereas warnings do not. Changes SDF errors to warnings so that the
simulation can continue. Optional.
-sdfnowarn
Disables warnings from the SDF reader. Optional.
See "ModelSim and VITAL" (p431) for an additional discussion of SDF.
-t [<multiplier>]<time_unit>
Specifies the simulation time resolution. Optional; if omitted, the value specified by the
Resolution variable (p420) in the
modelsim.ini
file will be used. If Verilog
‘timescale
directives are found, the minimum time precision will be used; <time_unit> must be one of:
fs, ps, ns, us, ms,
or
sec
The default is 1ns; the optional <multiplier> may be 1, 10 or 100. Once you’ve
begun simulation, you can determine the current simulator resolution by invoking
the
report
command (p354) with the
simulator state
option.
-tag <string>
Specify a string tag to append to foreign trace filenames. Optional; used with the
-trace_foreign <int>
option. Used when running multiple traces in the same directory. See
"Invoking a trace" (p487).
-title <title>
Specifies the title to appear for the VSIM Main window. Optional. If omitted, "Model
Sim
VHDL/Verilog " is the window title. Useful when running multiple simultaneous
simulations.