Technical data

Wildcard characters
ModelSim EE/PLUS Reference Manual Simulator Command Reference
-
251
Wildcard characters
Wildcard characters can be used in HDL item names in some simulator
commands. Conventions for wildcards are as follows:
You can use square brackets [ ] in wildcard specifications if you place the entire
name in curly braces { }:
Examples
*
Matches all items.
{*[0-9]}
Matches all items ending in a digit.
{?in*[0-9]}
Matches such item names as pin1, fin9, and binary2.
block1/u2/clk specifies the item clk, two levels down from the current environment
array_sig(4) specifies an index of an array item
array_sig(1 to 10) specifies a slice of an array item in VHDL syntax
mysignal(31:0) specifies a slice of an array item in partial Verilog syntax
record_sig.field specifies a field of a record
S
y
ntax Description
* matches any sequence of characters
? matches any single character
S
y
ntax Description
{[abcd]} matches any character in the specified set
{[a-d]} matches any character in the specified range
{[^a-d]} matches any character not in the set