Technical data

Debugging a VHDL design
Getting Started with ModelSim PE Tutorial: Using ModelSim PE
-
95
In this case, type in
work
for the library name and
lib2
for the directory name. This tells
Model
Sim
that whenever it sees a reference to the
work
library, use the
lib2
library instead.
Click on
OK
to accept the new library mapping.
Step 7.
None of the changes you've made to the library mapping take effect until you click on OK in
the Library Mapping dialog box. This way you can add, edit, and delete mappings as much as
you like and then discard the changes by clicking Cancel. Go ahead and click
OK
now.
Step 8.
Next, compile the design units for this tutorial:
• gates.vhd
• adder.vhd
• testadd.vhd
You can do this four different ways. One, by selecting Compile VHDL from the File menu and
compiling the source files one-by-one using the Compile VHDL Source dialog box. Two, you
could access the same dialog box with the VCOM button on the tool bar. Three, you can enter
the following sequence of commands at the Model
Sim
prompt:
vcom gates.vhd
vcom adder.vhd
vcom testadd.vhd