Datasheet

© 2009-2011 Microchip Technology Inc. DS61156G-page 87
PIC32MX5XX/6XX/7XX
TABLE 4-17: DMA GLOBAL REGISTER MAP
Virtual Address
(BF88_#)
Register
Name
Bit Range
Bits
All Resets
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
3000 DMACON
(1)
31:16 0000
15:0 ON FRZ
SUSPEND DMABUSY 0000
3010 DMASTAT
31:16
0000
15:0
RDWR DMACH<2:0>
(2)
0000
3020 DMAADDR
31:16
DMAADDR<31:0>
0000
15:0 0000
Legend: x = unknown value on Reset; — = unimplemented, read as ‘0’. Reset values are shown in hexadecimal.
Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 “CLR, SET and INV Registers” for more information.
2: DMACH<3> bit is not available on PIC32MX534/564/664/764 devices.
TABLE 4-18: DMA CRC REGISTER MAP
(1)
Virtual Address
(BF88_#)
Register
Name
Bit Range
Bits
All Resets
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
3030 DCRCCON
31:16
BYTO<1:0> WBO BITO 0000
15:0
PLEN<4:0> CRCEN CRCAPP CRCTYP CRCCH<2:0> 0000
3040 DCRCDATA
31:16
DCRCDATA<31:0>
0000
15:0 0000
3050 DCRCXOR
31:16
DCRCXOR<31:0>
0000
15:0 0000
Legend: x = unknown value on Reset; — = unimplemented, read as ‘0’. Reset values are shown in hexadecimal.
Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 “CLR, SET and INV Registers” for more
information.