Information

DocID15274 Rev 7 29/104
STM32F105xx, STM32F107xx Pinouts and pin description
103
J9 - 56 PD9 I/O FT PD9 -
USART3_RX/
ETH_MII_RXD0/
ETH_RMII_RXD0
H9 - 57 PD10 I/O FT PD10 -
USART3_CK/
ETH_MII_RXD1/
ETH_RMII_RXD1
G9 - 58 PD11 I/O FT PD11 -
USART3_CTS/
ETH_MII_RXD2
K10 - 59 PD12 I/O FT PD12 -
TIM4_CH1 /
USART3_RTS/
ETH_MII_RXD3
J10 - 60 PD13 I/O FT PD13 - TIM4_CH2
H10 - 61 PD14 I/O FT PD14 - TIM4_CH3
G10 - 62 PD15 I/O FT PD15 - TIM4_CH4
F10 37 63 PC6 I/O FT PC6 I2S2_MCK/ TIM3_CH1
E10 38 64 PC7 I/O FT PC7 I2S3_MCK TIM3_CH2
F9 39 65 PC8 I/O FT PC8 - TIM3_CH3
E9 40 66 PC9 I/O FT PC9 - TIM3_CH4
D9 41 67 PA8 I/O FT PA8
USART1_CK/OTG_FS_SOF /
TIM1_CH1
(8)
/MCO
-
C9 42 68 PA9 I/O FT PA9
USART1_TX
(7)
/ TIM1_CH2
(7)
/
OTG_FS_VBUS
-
D10 43 69 PA10 I/O FT PA10
USART1_RX
(7)
/
TIM1_CH3
(7)
/OTG_FS_ID
-
C10 44 70 PA11 I/O FT PA11
USART1_CTS / CAN1_RX /
TIM1_CH4
(7)
/OTG_FS_DM
-
B10 45 71 PA12 I/O FT PA12
USART1_RTS / OTG_FS_DP /
CAN1_TX
(7)
/ TIM1_ETR
(7)
-
A10 46 72 PA13 I/O FT JTMS-SWDIO -
PA13
F8 - 73 Not connected -
E6 47 74
V
SS_2
S - V
SS_2
- -
F6 48 75
V
DD_2
S - V
DD_2
- -
A9 49 76
PA14 I/O FT JTCK-SWCLK - PA14
Table 5. Pin definitions (continued)
Pins
Pin name
Type
(1)
I / O Level
(2)
Main
function
(3)
(after reset)
Alternate functions
(4)
BGA100
LQFP64
LQFP100
Default Remap