Information

Pinouts and pin description STM32F105xx, STM32F107xx
28/104 DocID15274 Rev 7
K5 - 40 PE9 I/O FT PE9 - TIM1_CH1
--- V
SS_7
S - - - -
--- V
DD_7
S - - - -
G6 - 41 PE10 I/O FT PE10 - TIM1_CH2N
H6 - 42 PE11 I/O FT PE11 - TIM1_CH2
J6 - 43 PE12 I/O FT PE12 - TIM1_CH3N
K6 - 44 PE13 I/O FT PE13 - TIM1_CH3
G7 - 45 PE14 I/O FT PE14 - TIM1_CH4
H7 - 46 PE15 I/O FT PE15 - TIM1_BKIN
J7 29 47 PB10 I/O FT PB10
I2C2_SCL
(8)
/USART3_TX
(7)
/
ETH_MII_RX_ER
TIM2_CH3
K7 30 48 PB11 I/O FT PB11
I2C2_SDA
(8)
/USART3_RX
(7)
/
ETH_MII_TX_EN/
ETH_RMII_TX_EN
TIM2_CH4
E7 31 49 V
SS_1
S - V
SS_1
- -
F7 32 50 V
DD_1
S - V
DD_1
- -
K8 33 51 PB12 I/O FT PB12
SPI2_NSS
(8)
/I2S2_WS
(8)
/
I2C2_
SMBA
(8)
/
USART3_CK
(7)
/ TIM1_BKIN
(7)
/
CAN2_RX/ ETH_MII_TXD0/
ETH_RMII_TXD0
-
J8 34 52 PB13 I/O FT PB13
SPI2_SCK
(8)
/ I2S2_CK
(8)
/
USART3_CTS
(7)
/
TIM1_CH1N/CAN2_TX/
ETH_MII_TXD1/
ETH_RMII_TXD1
-
H8 35 53 PB14 I/O FT PB14
SPI2_MISO
(8)
/ TIM1_CH2N /
USART3_RTS
(7)
-
G8 36 54 PB15 I/O FT PB15
SPI2_MOSI
(8)
/ I2S2_SD
(8)
/
TIM1_CH3N
(7)
-
K9 - 55 PD8 I/O FT PD8 -
USART3_TX/
ETH_MII_RX_DV/
ETH_RMII_CRS_DV
Table 5. Pin definitions (continued)
Pins
Pin name
Type
(1)
I / O Level
(2)
Main
function
(3)
(after reset)
Alternate functions
(4)
BGA100
LQFP64
LQFP100
Default Remap