Datasheet
Table Of Contents
- 1.0 Introduction
- 2.0 USB3320 Pin Locations and Definitions
- 3.0 Limiting Values
- 4.0 Electrical Characteristics
- 4.1 Operating Current
- 4.2 Clock Specifications
- 4.3 ULPI Interface Timing
- 4.4 Digital IO Pins
- 4.5 DC Characteristics: Analog I/O Pins
- 4.6 Dynamic Characteristics: Analog I/O Pins
- 4.7 OTG Electrical Characteristics
- 4.8 USB Audio Switch Characteristics
- 4.9 Regulator Output Voltages and Capacitor Requirement
- 4.10 Piezoelectric Resonator for Internal Oscillator
- 5.0 Architecture Overview
- FIGURE 5-1: USB3320 Internal Block Diagram
- 5.1 ULPI Digital Operation and Interface
- 5.2 USB 2.0 Hi-Speed Transceiver
- 5.3 Bias Generator
- 5.4 Integrated Low Jitter PLL
- 5.5 Internal Regulators and POR
- 5.6 USB On-The-Go (OTG)
- 5.7 USB UART Support
- 5.8 USB Charger Detection Support
- 5.9 USB Audio Support
- 5.10 Reference Frequency Selection
- 6.0 ULPI Operation
- 6.1 Overview
- 6.2 ULPI Register Access
- 6.3 Low Power Mode
- 6.4 Full Speed/Low Speed Serial Modes
- 6.5 Carkit Mode
- 6.6 RID Converter Operation
- 6.7 Headset Audio Mode
- 7.0 ULPI Register Map
- 8.0 Application Notes
- 8.1 Application Diagram
- TABLE 8-1: Component Values in Application Diagrams
- TABLE 8-2: Capacitance Values at VBUS of USB Connector
- FIGURE 8-1: USB3320 Application Diagram (Device, ULPI Output Clock mode, 24MHz)
- FIGURE 8-2: USB3320 Application Diagram (Device, ULPI Input Clock mode, 60MHz)
- FIGURE 8-3: USB3320 Application Diagram (Host or OTG, ULPI Output Clock Mode, 24MHz)
- 8.2 Reference Designs
- 8.3 ESD Performance
- 8.1 Application Diagram
- 9.0 Package Information
- Appendix A: Data Sheet Revision History
- The Microchip Web Site
- Customer Change Notification Service
- Customer Support
- Product Identification System
- Worldwide Sales and Service
USB3320
DS00001792E-page 18 2014-2016 Microchip Technology Inc.
5.2.2 TERMINATION RESISTORS
The USB3320 transceiver fully integrates all of the USB termination resistors on both DP and DM. This includes 1.5kΩ
pull-up resistors, 15kΩ pull-down resistors and the 45Ω high speed termination resistors. These resistors require no tun-
ing or trimming by the Link. The state of the resistors is determined by the operating mode of the transceiver when oper-
ating in synchronous mode.
The XcvrSelect[1:0], TermSelect and OpMode[1:0] bits in the Function Control register, and the DpPulldown and
DmPulldown bits in the OTG Control register control the configuration. The possible valid resistor combinations are
shown in Table 5- 1, and operation is maintained in only the configurations shown. If a ULPI Register Setting is config-
ured that does not match a setting in the table, the transceiver operation is not ensured and the settings in the last row
of Tab le 5- 1 will be used.
• RPU_DP_EN activates the 1.5kΩ DP pull-up resistor
• RPU_DM_EN activates the 1.5kΩ DM pull-up resistor
• RPD_DP_EN activates the 15kΩ DP pull-down resistor
• RPD_DM_EN activates the 15kΩ DM pull-down resistor
• HSTERM_EN activates the 45Ω DP and DM high speed termination resistors
The USB3320 also includes two DP and DM pull-up resistors described in Section 5.8.
TABLE 5-1: DP/DM TERMINATION VS. SIGNALING MODE
Signaling Mode
ULPI Register Settings
USB3320 Termination Resistor
Settings
XCVRSELECT[1:0]
TERMSELECT
OPMODE[1:0]
DPPULLDOWN
DMPULLDOWN
RPU_DP_EN
RPU_DM_EN
RPD_DP_EN
RPD_DM_EN
HSTERM_EN
General Settings
Tri-State Drivers XXbXb01bXbXb0b0b0b0b0b
Power-up or VBUS < V
SESSEND
01b0b00b1b1b0b0b1b1b0b
Host Settings
Host Chirp 00b0b10b1b1b0b0b1b1b1b
Host Hi-Speed 00b0b00b1b1b0b0b1b1b1b
Host Full Speed X1b1b00b1b1b0b0b1b1b0b
Host HS/FS Suspend 01b1b00b1b1b0b0b1b1b0b
Host HS/FS Resume 01b1b10b1b1b0b0b1b1b0b
Host low Speed 10b1b00b1b1b0b0b1b1b0b
Host LS Suspend 10b 1b 00b 1b 1b 0b 0b 1b 1b 0b
Host LS Resume 10b1b10b1b1b0b0b1b1b0b
Host Test J/Test_K 00b0b10b1b1b0b0b1b1b1b
Peripheral Settings
Peripheral Chirp 00b 1b 10b 0b 0b 1b 0b 0b 0b 0b
Peripheral HS 00b 0b 00b 0b 0b 0b 0b 0b 0b 1b
Peripheral FS 01b 1b 00b 0b 0b 1b 0b 0b 0b 0b
Peripheral HS/FS Suspend 01b 1b 00b 0b 0b 1b 0b 0b 0b 0b
Peripheral HS/FS Resume 01b 1b 10b 0b 0b 1b 0b 0b 0b 0b
Peripheral LS 10b 1b 00b 0b 0b 0b 1b 0b 0b 0b
Peripheral LS Suspend 10b 1b 00b 0b 0b 0b 1b 0b 0b 0b
Peripheral LS Resume 10b 1b 10b 0b 0b 0b 1b 0b 0b 0b