Datasheet

 2011 Microchip Technology Inc. DS39762F-page 137
PIC18F97J60 FAMILY
10.3 PIE Registers
The PIE registers contain the individual enable bits for
the peripheral interrupts. Due to the number of
peripheral interrupt sources, there are three Peripheral
Interrupt Enable registers (PIE1, PIE2, PIE3). When
IPEN = 0, the PEIE bit must be set to enable any of
these peripheral interrupts.
REGISTER 10-7: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1
R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0
PSPIE
(1)
ADIE RC1IE TX1IE SSP1IE CCP1IE TMR2IE TMR1IE
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’
-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown
bit 7 PSPIE: Parallel Slave Port Read/Write Interrupt Enable bit
(1)
1 = Enabled
0 = Disabled
bit 6 ADIE: A/D Converter Interrupt Enable bit
1 = Enabled
0 =Disabled
bit 5 RC1IE: EUSART1 Receive Interrupt Enable bit
1 = Enabled
0 =Disabled
bit 4 TX1IE: EUSART1 Transmit Interrupt Enable bit
1 = Enabled
0 =Disabled
bit 3 SSP1IE: MSSP1 Interrupt Enable bit
1 = Enabled
0 = Disabled
bit 2 CCP1IE: ECCP1 Interrupt Enable bit
1 = Enabled
0 =Disabled
bit 1 TMR2IE: TMR2 to PR2 Match Interrupt Enable bit
1 = Enabled
0 = Disabled
bit 0 TMR1IE: TMR1 Overflow Interrupt Enable bit
1 = Enabled
0 =Disabled
Note 1: Implemented in 100-pin devices in Microcontroller mode only.