Datasheet

ManualsBrandsMicrochip ManualsEmbedded Processors & ControllersPIC18 Microcontroller 8bit 16KB PDIP

PIC18F2420/2520/4420/4520

TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS

Power-on Reset,

Brown-out Reset

MCLR

Resets,

WDT Reset,

RESET Instruction,

Stack Resets

Wake-up via WDT

or Interrupt

TOSU 2420 2520 4420 4520 ---0 0000 ---0 0000 ---0 uuuu

(3)

TOSH 2420 2520 4420 4520 0000 0000 0000 0000 uuuu uuuu

(3)

TOSL 2420 2520 4420 4520 0000 0000 0000 0000 uuuu uuuu

(3)

STKPTR 2420 2520 4420 4520 00-0 0000 uu-0 0000 uu-u uuuu

(3)

PCLATU 2420 2520 4420 4520 ---0 0000 ---0 0000 ---u uuuu

PCLATH 2420 2520 4420 4520 0000 0000 0000 0000 uuuu uuuu

PCL 2420 2520 4420 4520 0000 0000 0000 0000 PC + 2

(2)

TBLPTRU 2420 2520 4420 4520 --00 0000 --00 0000 --uu uuuu

TBLPTRH 2420 2520 4420 4520 0000 0000 0000 0000 uuuu uuuu

TBLPTRL 2420 2520 4420 4520 0000 0000 0000 0000 uuuu uuuu

TABLAT 2420 2520 4420 4520 0000 0000 0000 0000 uuuu uuuu

PRODH 2420 2520 4420 4520 xxxx xxxx uuuu uuuu uuuu uuuu

PRODL 2420 2520 4420 4520 xxxx xxxx uuuu uuuu uuuu uuuu

INTCON 2420 2520 4420 4520 0000 000x 0000 000u uuuu uuuu

(1)

INTCON2 2420 2520 4420 4520 1111 -1-1 1111 -1-1 uuuu -u-u

(1)

INTCON3 2420 2520 4420 4520 11-0 0-00 11-0 0-00 uu-u u-uu

(1)

INDF0 2420 2520 4420 4520 N/A N/A N/A

POSTINC0 2420 2520 4420 4520 N/A N/A N/A

POSTDEC0 2420 2520 4420 4520 N/A N/A N/A

PREINC0 2420 2520 4420 4520 N/A N/A N/A

PLUSW0 2420 2520 4420 4520 N/A N/A N/A

FSR0H 2420 2520 4420 4520 ---- 0000 ---- 0000 ---- uuuu

FSR0L 2420 2520 4420 4520 xxxx xxxx uuuu uuuu uuuu uuuu

WREG 2420 2520 4420 4520 xxxx xxxx uuuu uuuu uuuu uuuu

INDF1 2420 2520 4420 4520 N/A N/A N/A

POSTINC1 2420 2520 4420 4520 N/A N/A N/A

POSTDEC1 2420 2520 4420 4520 N/A N/A N/A

PREINC1 2420 2520 4420 4520 N/A N/A N/A

PLUSW1 2420 2520 4420 4520 N/A N/A N/A

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as ‘0’, q = value depends on condition.

Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector

(0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with

the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 4-3 for Reset value for specific condition.

5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled depending on the oscillator mode selected. When not enabled as

PORTA pins, they are disabled and read ‘0’.

6: The Reset value of the PCFG bits depends on the value of the PBADEN Configuration bit (CONFIG3H<1>). When

PBADEN = 1, PCFG<2:0> = 000; when PBADEN = 0, PCFG<2:0> = 111.