Datasheet

PIC18(L)F1XK22
DS40001365F-page 36  2009-2016 Microchip Technology Inc.
TABLE 3-2: REGISTER FILE SUMMARY (PIC18(L)F1XK22)
File Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Value on
POR, BOR
Details
on
page:
TOSU
— — — Top-of-Stack Upper Byte (TOS<20:16>) ---0 0000 245, 25
TOSH Top-of-Stack, High Byte (TOS<15:8>) 0000 0000 245, 25
TOSL Top-of-Stack, Low Byte (TOS<7:0>) 0000 0000 245, 25
STKPTR STKOVF STKUNF
— SP4 SP3 SP2 SP1 SP0 00-0 0000 245, 26
PCLATU
— — — Holding Register for PC<20:16> ---0 0000 245, 25
PCLATH Holding Register for PC<15:8> 0000 0000 245, 25
PCL PC, Low Byte (PC<7:0>) 0000 0000 245, 25
TBLPTRU
— — — Program Memory Table Pointer Upper Byte (TBLPTR<20:16>) ---0 0000 245, 48
TBLPTRH Program Memory Table Pointer, High Byte (TBLPTR<15:8>) 0000 0000 245, 48
TBLPTRL Program Memory Table Pointer, Low Byte (TBLPTR<7:0>) 0000 0000 245, 48
TABLAT Program Memory Table Latch 0000 0000 245, 48
PRODH Product Register, High Byte xxxx xxxx 245, 58
PRODL Product Register, Low Byte xxxx xxxx 245, 58
INTCON GIE/GIEH PEIE/GIEL TMR0IE INT0IE RABIE TMR0IF INT0IF RABIF 0000 000x 245, 62
INTCON2 RABPU
INTEDG0 INTEDG1 INTEDG2 —TMR0IP— RABIP 1111 -1-1 245, 63
INTCON3 INT2IP INT1IP
— INT2IE INT1IE — INT2IF INT1IF 11-0 0-00 245, 64
INDF0 Uses contents of FSR0 to address data memory – value of FSR0 not changed (not a physical register) N/A 245, 41
POSTINC0 Uses contents of FSR0 to address data memory – value of FSR0 post-incremented (not a physical register) N/A 245, 41
POSTDEC0 Uses contents of FSR0 to address data memory – value of FSR0 post-decremented (not a physical register) N/A 245, 41
PREINC0 Uses contents of FSR0 to address data memory – value of FSR0 pre-incremented (not a physical register) N/A 245, 41
PLUSW0
Uses contents of FSR0 to address data memory – value of FSR0 pre-incremented (not a physical register) – value
of FSR0 offset by W
N/A 245, 41
FSR0H
— — — — Indirect Data Memory Address Pointer 0, High Byte ---- 0000 245, 41
FSR0L Indirect Data Memory Address Pointer 0, Low Byte xxxx xxxx 245, 41
WREG Working Register xxxx xxxx 245
INDF1 Uses contents of FSR1 to address data memory – value of FSR1 not changed (not a physical register) N/A 245, 41
POSTINC1 Uses contents of FSR1 to address data memory – value of FSR1 post-incremented (not a physical register) N/A 245, 41
POSTDEC1 Uses contents of FSR1 to address data memory – value of FSR1 post-decremented (not a physical register) N/A 245, 41
PREINC1 Uses contents of FSR1 to address data memory – value of FSR1 pre-incremented (not a physical register) N/A 245, 41
PLUSW1
Uses contents of FSR1 to address data memory – value of FSR1 pre-incremented (not a physical register) – value
of FSR1 offset by W
N/A 245, 41
FSR1H
— — — — Indirect Data Memory Address Pointer 1, High Byte ---- 0000 246, 41
FSR1L Indirect Data Memory Address Pointer 1, Low Byte xxxx xxxx 246, 41
BSR
— — — — Bank Select Register ---- 0000 246, 30
INDF2 Uses contents of FSR2 to address data memory – value of FSR2 not changed (not a physical register) N/A 246, 41
POSTINC2 Uses contents of FSR2 to address data memory – value of FSR2 post-incremented (not a physical register) N/A 246, 41
POSTDEC2 Uses contents of FSR2 to address data memory – value of FSR2 post-decremented (not a physical register) N/A 246, 41
PREINC2 Uses contents of FSR2 to address data memory – value of FSR2 pre-incremented (not a physical register) N/A 246, 41
PLUSW2
Uses contents of FSR2 to address data memory – value of FSR2 pre-incremented (not a physical register) – value
of FSR2 offset by W
N/A 246, 41
FSR2H
— — — — Indirect Data Memory Address Pointer 2, High Byte ---- 0000 246, 41
FSR2L Indirect Data Memory Address Pointer 2, Low Byte xxxx xxxx 246, 41
STATUS
— — —N OV Z DCC---x xxxx 246, 39
Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition
Note 1: The SBOREN bit is only available when the BOREN<1:0> Configuration bits = 01; otherwise it is disabled and reads as ‘0’. See
Section 22.4 “Brown-out Reset (BOR)”.
2: The RA3 bit is only available when Master Clear Reset is disabled (MCLRE Configuration bit = 0). Otherwise, RA3 reads as ‘0’. This bit is
read-only.
3: Unimplemented, read as ‘1’.