MCP6001/1R/1U/2/4 1 MHz, Low-Power Op Amp Features Description • • • • • • • The Microchip Technology Inc. MCP6001/2/4 family of operational amplifiers (op amps) is specifically designed for general-purpose applications. This family has a 1 MHz Gain Bandwidth Product (GBWP) and 90° phase margin (typical). It also maintains 45° phase margin (typical) with a 500 pF capacitive load. This family operates from a single supply voltage as low as 1.8V, while drawing 100 µA (typical) quiescent current.
MCP6001/1R/1U/2/4 1.0 ELECTRICAL CHARACTERISTICS VDD – VSS ........................................................................7.0V † Notice: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied.
MCP6001/1R/1U/2/4 AC ELECTRICAL SPECIFICATIONS Electrical Characteristics: Unless otherwise indicated, TA = +25°C, VDD = +1.8 to 5.5V, VSS = GND, VCM = VDD/2, VL = VDD/2, VOUT ≈ VDD/2, RL = 10 kΩ to VL, and CL = 60 pF (refer to Figure 1-1 and Figure 1-2). Parameters Sym Min Typ Max Units Conditions GBWP — 1.0 — MHz Phase Margin PM — 90 — ° Slew Rate SR — 0.6 — V/µs Input Noise Voltage Eni — 6.
MCP6001/1R/1U/2/4 2.0 TYPICAL PERFORMANCE CURVES Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.
MCP6001/1R/1U/2/4 Note: Unless otherwise indicated, TA = +25°C, VDD = +1.8V to +5.5V, VSS = GND, VCM = VDD/2, VOUT ≈ VDD/2, VL = VDD/2, RL = 10 kΩ to VL, and CL = 60 pF. 8% 6% 4% 2% 70 PSRR– 60 PSRR+ 50 CMRR 40 6 55% 50% 45% 40% 35% 30% 25% 20% 15% 10% 5% 0% 9 12 15 18 21 24 Input Bias Current (pA) 27 Input Bias Current at +85°C. Input Bias Current (pA) Input Bias Current at PSRR (VCM = VSS) 85 80 CMRR (VCM = -0.3V to +5.3V) 70 FIGURE 2-9: Temperature. PSRR, CMRR vs.
MCP6001/1R/1U/2/4 Note: Unless otherwise indicated, TA = +25°C, VDD = +1.8V to +5.5V, VSS = GND, VCM = VDD/2, VOUT ≈ VDD/2, VL = VDD/2, RL = 10 kΩ to VL, and CL = 60 pF. 0.08 G = +1 V/V 25 Output Voltage (20 mV/div) Short Circuit Current Magnitude (mA) 30 TA = -40°C TA = +25°C TA = +85°C TA = +125°C 20 15 10 5 0 0.00 -0.02 -0.04 -0.06 1.E-06 2.E-06 3.E-06 4.E-06 FIGURE 2-16: Pulse Response. 5.E-06 6.E-06 7.E-06 8.E-06 VOL – VSS 10 1 10µ 1.E-05 160 10m 1.
MCP6001/1R/1U/2/4 6 10 VDD = 5.5V VDD = 1.8V 1 0.1 1k 1.E+03 FIGURE 2-19: Frequency. 1.E-02 10m 1m 1.E-03 100µ 1.E-04 10µ 1.E-05 1µ 1.E-06 100n 1.E-07 10n 1.E-08 1n 1.E-09 100p 1.E-10 10p 1.E-11 1p 1.E-12 Input Current Magnitude (A) Input, Output Voltages (V) Output Voltage Swing (V P-P ) Note: Unless otherwise indicated, TA = +25°C, VDD = +1.8V to +5.5V, VSS = GND, VCM = VDD/2, VOUT ≈ VDD/2, VL = VDD/2, RL = 10 kΩ to VL, and CL = 60 pF. 10k 100k 1.E+04 1.E+05 Frequency (Hz) 1M 1.
MCP6001/1R/1U/2/4 3.0 PIN DESCRIPTIONS Descriptions of the pins are listed in Table 3-1. TABLE 3-1: MCP6001 PIN FUNCTION TABLE MCP6001R MCP6001U MCP6002 MCP6004 SOT-23-5 MSOP, PDIP, SOIC PDIP, SOIC, TSSOP 1 4 1 1 VOUT, VOUTA Analog Output (op amp A) 4 3 2 2 VIN–, VINA– Inverting Input (op amp A) 3 3 1 3 3 VIN+, VINA+ Non-inverting Input (op amp A) 5 2 5 8 4 VDD SC-70-5, SOT-23-5 SOT-23-5 1 4 3.
MCP6001/1R/1U/2/4 4.0 APPLICATION INFORMATION The MCP6001/2/4 family of op amps is manufactured using Microchip’s state-of-the-art CMOS process and is specifically designed for low-cost, low-power and general-purpose applications. The low supply voltage, low quiescent current and wide bandwidth makes the MCP6001/2/4 ideal for battery-powered applications. This device has high phase margin, which makes it stable for larger capacitive load applications. 4.1 VDD, and dump any currents onto VDD.
MCP6001/1R/1U/2/4 4.3 Capacitive Loads 4.4 Driving large capacitive loads can cause stability problems for voltage feedback op amps. As the load capacitance increases, the feedback loop’s phase margin decreases and the closed-loop bandwidth is reduced. This produces gain peaking in the frequency response, with overshoot and ringing in the step response. While a unity-gain buffer (G = +1) is the most sensitive to capacitive loads, all gains show the same general behavior.
MCP6001/1R/1U/2/4 VIN- VIN+ VSS – 1/2 MCP6002 VIN1 R1 R2 + – MCP6001 VOUT + Guard Ring FIGURE 4-6: for Inverting Gain. 1. 2. 4.7.1 VIN2 R2 + Application Circuits UNITY-GAIN BUFFER The rail-to-rail input and output capability of the MCP6001/2/4 op amp is ideal for unity-gain buffer applications. The low quiescent current and wide bandwidth makes the device suitable for a buffer configuration in an instrumentation amplifier circuit, as shown in Figure 4-7.
MCP6001/1R/1U/2/4 4.7.3 PEAK DETECTOR EQUATION 4-1: dV C1 I SC = C 1 ------------dt I SC dV C1 ------------- = -------dt C1 The MCP6001/2/4 op amp has a high input impedance, rail-to-rail input/output and low input bias current, which makes this device suitable for peak detector applications. Figure 4-9 shows a peak detector circuit with clear and sample switches. The peak-detection cycle uses a clock (CLK), as shown in Figure 4-9. 25mA= -------------0.
MCP6001/1R/1U/2/4 5.0 DESIGN AIDS Microchip provides the basic design tools needed for the MCP6001/1R/1U/2/4 family of op amps. 5.1 SPICE Macro Model The latest SPICE macro model for the MCP6001/1R/ 1U/2/4 op amps is available on the Microchip web site at www.microchip.com. This model is intended to be an initial design tool that works well in the op amp’s linear region of operation over the temperature range. See the model file for information on its capabilities.
MCP6001/1R/1U/2/4 6.0 PACKAGING INFORMATION 6.1 Package Marking Information 5-Lead SC-70 (MCP6001) XXN (Front) YWW (Back) Example: (I-Temp) Device MCP6001 I-Temp Code E-Temp Code AAN CDN AA7 (Front) 432 (Back) Note: Applies to 5-Lead SC-70. OR OR XXNN Device I-Temp Code E-Temp Code MCP6001 AANN CDNN AA74 Note: Applies to 5-Lead SC-70.
MCP6001/1R/1U/2/4 Package Marking Information (Continued) 8-Lead SOIC (150 mil) Example: XXXXXXXX XXXXYYWW NNN MCP6002 I/SN0432 256 MCP6002 e3 I/SN^^0746 256 OR Example: 8-Lead MSOP XXXXXX 6002I YWWNNN 432256 14-Lead PDIP (300 mil) (MCP6004) Example: XXXXXXXXXXXXXX XXXXXXXXXXXXXX YYWWNNN MCP6004-I/P 0432256 OR MCP6004 e3 E/P^^ 0746256 14-Lead SOIC (150 mil) (MCP6004) XXXXXXXXXX XXXXXXXXXX YYWWNNN 14-Lead TSSOP (MCP6004) Example: OR 0432256 Example: XXXXXX YYWW 6004ST 0432 NNN 256
MCP6001/1R/1U/2/4 /HDG 3ODVWLF 6PDOO 2XWOLQH 7UDQVLVWRU /7 >6& @ 1RWH )RU WKH PRVW FXUUHQW SDFNDJH GUDZLQJV SOHDVH VHH WKH 0LFURFKLS 3DFNDJLQJ 6SHFLILFDWLRQ ORFDWHG DW KWWS ZZZ PLFURFKLS FRP SDFNDJLQJ D b 3 1 2 E1 E 4 e A e 5 A2 c A1 L 8QLWV 'LPHQVLRQ /LPLWV 1XPEHU RI 3LQV 0,//,0(7(56 0,1 1 120 0$; 3LWFK H 2YHUDOO +HLJKW $ %6& ± 0ROGHG 3DFNDJH 7KLFNQHVV $ ± 6WDQGRII $ ± 2YHUDOO :LGWK ( 0ROGHG 3DFNDJH :LGW
MCP6001/1R/1U/2/4 /HDG 3ODVWLF 6PDOO 2XWOLQH 7UDQVLVWRU 27 >627 @ 1RWH )RU WKH PRVW FXUUHQW SDFNDJH GUDZLQJV SOHDVH VHH WKH 0LFURFKLS 3DFNDJLQJ 6SHFLILFDWLRQ ORFDWHG DW KWWS ZZZ PLFURFKLS FRP SDFNDJLQJ b N E E1 3 2 1 e e1 D A2 A c φ A1 L L1 8QLWV 'LPHQVLRQ /LPLWV 1XPEHU RI 3LQV 0,//,0(7(56 0,1 120 0$; 1 /HDG 3LWFK H %6& 2XWVLGH /HDG 3LWFK H 2YHUDOO +HLJKW $ ± 0ROGHG 3DFNDJH 7KLFNQHVV $ ± 6WDQGRII $ ± 2YHUDOO :LGWK (
MCP6001/1R/1U/2/4 /HDG 3ODVWLF 'XDO ,Q /LQH 3 ± PLO %RG\ >3',3@ 1RWH )RU WKH PRVW FXUUHQW SDFNDJH GUDZLQJV SOHDVH VHH WKH 0LFURFKLS 3DFNDJLQJ 6SHFLILFDWLRQ ORFDWHG DW KWWS ZZZ PLFURFKLS FRP SDFNDJLQJ N NOTE 1 E1 1 3 2 D E A2 A L A1 c e eB b1 b 8QLWV 'LPHQVLRQ /LPLWV 1XPEHU RI 3LQV ,1&+(6 0,1 1 120 0$; 3LWFK H 7RS WR 6HDWLQJ 3ODQH $ ± ± 0ROGHG 3DFNDJH 7KLFNQHVV $ %DVH WR 6HDWLQJ 3ODQH $ ± ± 6KRXOGHU WR 6KRXOGHU :LGWK (
MCP6001/1R/1U/2/4 /HDG 3ODVWLF 6PDOO 2XWOLQH 61 ± 1DUURZ PP %RG\ >62,&@ 1RWH )RU WKH PRVW FXUUHQW SDFNDJH GUDZLQJV SOHDVH VHH WKH 0LFURFKLS 3DFNDJLQJ 6SHFLILFDWLRQ ORFDWHG DW KWWS ZZZ PLFURFKLS FRP SDFNDJLQJ D e N E E1 NOTE 1 1 2 3 α h b h A2 A c φ L A1 L1 8QLWV 'LPHQVLRQ /LPLWV 1XPEHU RI 3LQV β 0,//,0(7(56 0,1 1 120 0$; 3LWFK H 2YHUDOO +HLJKW $ ± %6& ± 0ROGHG 3DFNDJH 7KLFNQHVV $ ± ± 6WDQGRII $ ± 2YHUDOO :LGWK ( 0ROGHG 3DFNDJH
MCP6001/1R/1U/2/4 /HDG 3ODVWLF 6PDOO 2XWOLQH 61 ± 1DUURZ PP %RG\ >62,&@ 1RWH )RU WKH PRVW FXUUHQW SDFNDJH GUDZLQJV SOHDVH VHH WKH 0LFURFKLS 3DFNDJLQJ 6SHFLILFDWLRQ ORFDWHG DW KWWS ZZZ PLFURFKLS FRP SDFNDJLQJ DS21733H-page 20 © 2008 Microchip Technology Inc.
MCP6001/1R/1U/2/4 /HDG 3ODVWLF 0LFUR 6PDOO 2XWOLQH 3DFNDJH 06 >0623@ 1RWH )RU WKH PRVW FXUUHQW SDFNDJH GUDZLQJV SOHDVH VHH WKH 0LFURFKLS 3DFNDJLQJ 6SHFLILFDWLRQ ORFDWHG DW KWWS ZZZ PLFURFKLS FRP SDFNDJLQJ D N E E1 NOTE 1 1 2 e b A2 A c φ L L1 A1 8QLWV 'LPHQVLRQ /LPLWV 1XPEHU RI 3LQV 0,//,0(7(56 0,1 1 120 0$; 3LWFK H 2YHUDOO +HLJKW $ ± %6& ± 0ROGHG 3DFNDJH 7KLFNQHVV $ 6WDQGRII $ ± 2YHUDOO :LGWK ( 0ROGHG 3DFNDJH :LGWK ( %6
MCP6001/1R/1U/2/4 /HDG 3ODVWLF 'XDO ,Q /LQH 3 ± PLO %RG\ >3',3@ 1RWH )RU WKH PRVW FXUUHQW SDFNDJH GUDZLQJV SOHDVH VHH WKH 0LFURFKLS 3DFNDJLQJ 6SHFLILFDWLRQ ORFDWHG DW KWWS ZZZ PLFURFKLS FRP SDFNDJLQJ N NOTE 1 E1 1 3 2 D E A2 A L A1 c b1 b e eB 8QLWV 'LPHQVLRQ /LPLWV 1XPEHU RI 3LQV ,1&+(6 0,1 1 120 0$; 3LWFK H 7RS WR 6HDWLQJ 3ODQH $ ± ± 0ROGHG 3DFNDJH 7KLFNQHVV $ %DVH WR 6HDWLQJ 3ODQH $ ± ± 6KRXOGHU WR 6KRXOGHU :LGWK (
MCP6001/1R/1U/2/4 /HDG 3ODVWLF 6PDOO 2XWOLQH 6/ ± 1DUURZ PP %RG\ >62,&@ 1RWH )RU WKH PRVW FXUUHQW SDFNDJH GUDZLQJV SOHDVH VHH WKH 0LFURFKLS 3DFNDJLQJ 6SHFLILFDWLRQ ORFDWHG DW KWWS ZZZ PLFURFKLS FRP SDFNDJLQJ D N E E1 NOTE 1 1 2 3 e h b A A2 c φ L A1 β L1 8QLWV 'LPHQVLRQ /LPLWV 1XPEHU RI 3LQV α h 0,//,0(7(56 0,1 1 120 0$; 3LWFK H 2YHUDOO +HLJKW $ ± %6& ± 0ROGHG 3DFNDJH 7KLFNQHVV $ ± ± 6WDQGRII $ ± 2YHUDOO :LGWK ( 0ROGHG 3DFN
MCP6001/1R/1U/2/4 /HDG 3ODVWLF 7KLQ 6KULQN 6PDOO 2XWOLQH 67 ± PP %RG\ >76623@ 1RWH )RU WKH PRVW FXUUHQW SDFNDJH GUDZLQJV SOHDVH VHH WKH 0LFURFKLS 3DFNDJLQJ 6SHFLILFDWLRQ ORFDWHG DW KWWS ZZZ PLFURFKLS FRP SDFNDJLQJ D N E E1 NOTE 1 1 2 e b A2 A c A1 φ 8QLWV 'LPHQVLRQ /LPLWV 1XPEHU RI 3LQV L L1 0,//,0(7(56 0,1 1 120 0$; 3LWFK H 2YHUDOO +HLJKW $ ± %6& ± 0ROGHG 3DFNDJH 7KLFNQHVV $ 6WDQGRII $ ± 2YHUDOO :LGWK ( 0ROGHG 3DFNDJH
MCP6001/1R/1U/2/4 APPENDIX A: REVISION HISTORY Revision H (May 2008) Revision D (May 2003) • Undocumented changes. The following is the list of modifications: Revision C (December 2002) 1. • Undocumented changes. 2. 3. 4. 5. Design Aids: Name change for Mindi Simulation Tool. Package Types: Correct device labeling error. Section 1.0 “Electrical Characteristics”, DC Electrical Specifications: Changed “Maximum Output Voltage Swing” condition from 0.9V Input Overdrive to 0.5V Input Overdrive.
MCP6001/1R/1U/2/4 NOTES: DS21733H-page 26 © 2008 Microchip Technology Inc.
MCP6001/1R/1U/2/4 PRODUCT IDENTIFICATION SYSTEM To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office. PART NO.
MCP6001/1R/1U/2/4 NOTES: DS21733H-page 28 © 2008 Microchip Technology Inc.
Note the following details of the code protection feature on Microchip devices: • Microchip products meet the specification contained in their particular Microchip Data Sheet. • Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions. • There are dishonest and possibly illegal methods used to breach the code protection feature.
WORLDWIDE SALES AND SERVICE AMERICAS ASIA/PACIFIC ASIA/PACIFIC EUROPE Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.
