Datasheet

 2013-2014 Microchip Technology Inc. DS70000689D-page 133
dsPIC33EPXXXGM3XX/6XX/7XX
REGISTER 8-2: DMAXREQ: DMA CHANNEL X IRQ SELECT REGISTER
R/S-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0
FORCE
(1)
— — — — — — —
bit 15 bit 8
R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0
IRQSEL7 IRQSEL6 IRQSEL5 IRQSEL4 IRQSEL3 IRQSEL2 IRQSEL1 IRQSEL0
bit 7 bit 0
Legend: S = Settable bit
R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’
-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown
bit 15 FORCE: Force DMA Transfer bit
(1)
1 = Forces a single DMA transfer (Manual mode)
0 = Automatic DMA transfer initiation by DMA request
bit 14-8 Unimplemented: Read as ‘0’
bit 7-0 IRQSEL<7:0>: DMA Peripheral IRQ Number Select bits
01011011 = SPI3 – Transfer done
01011001 = UART4TX – UART4 transmitter
01011000 = UART4RX – UART4 receiver
01010011 = UART3TX – UART3 transmitter
01010010 = UART3RX – UART3 receiver
01000111 = CAN2 – TX data request
01000110 = CAN1 – TX data request
00111100 = DCI – Codec transfer done
00110111 = CAN2 – RX data ready
00101101 = PMP – PMP data move
00100110 = IC4 – Input Capture 4
00100101 = IC3 – Input Capture 3
00100010 = CAN1 – RX data ready
00100001 = SPI2 – SPI2 transfer done
00011111 = UART2TX – UART2 transmitter
00011110 = UART2RX – UART2 receiver
00011100 = TMR5 – Timer5
00011011 = TMR4 – Timer4
00011010 = OC4 – Output Compare 4
00011001 = OC3 – Output Compare 3
00010101 = ADC2 – ADC2 convert done
00001101 = ADC1 – ADC1 convert done
00001100 = UART1TX – UART1 transmitter
00001011 = UART1RX – UART1 receiver
00001010 = SPI1 – SPI1 transfer done
00001000 = TMR3 – Timer3
00000111 = TMR2 – Timer2
00000110 = OC2 – Output Compare 2
00000101 = IC2 – Input Capture 2
00000010 = OC1 – Output Compare 1
00000001 = IC1 – Input Capture 1
00000000 = INT0 – External Interrupt 0
Note 1: The FORCE bit cannot be cleared by user software. The FORCE bit is cleared by hardware when the
forced DMA transfer is complete or the channel is disabled (CHEN = 0).