Datasheet

...........continued
Signal Name Recommended Pin
Connection
Description
VDDCORE Decoupling capacitor
(100 nF)
(1) (2)
Powers the core, embedded memories and peripherals.
Decoupling/filtering capacitors must be added to improve startup stability
and reduce source voltage drop.
Supply ripple must not exceed 20 mV
rms for 10 kHz to
20 MHz range.
WARNING
Powerup and powerdown sequences given in the “Power
Considerations” chapter must be respected.
VDDPLL Decoupling/filtering
capacitors ferrite beads
(100 nF and 470 Ohm @
100 MHz)
(1) (2)
Powers the PLLA and the fast RC oscillator.
The VDDPLL power supply pin draws small current, but it is noise
sensitive. Care must be taken in VDDPLL power supply routing,
decoupling and also on bypass capacitors.
Supply ripple must not exceed 20 mV
rms for 10 kHz to 10 MHz range
and 10 mVrms for higher frequencies.
VDDUTMIC Decoupling/filtering
capacitors ferrite beads
(100 nF and 470 Ohm @
100 MHz)
(1) (2)
Powers the USB transceiver core.
Must always be connected even if the USB is not used.
Decoupling/filtering capacitors/ferrite beads must be added to improve
startup stability and reduce source voltage drop.
Supply ripple must not exceed 10 mVrms for 10 kHz to
10 MHz range.
GND Voltage Regulator, Core
Chip and Peripheral I/O
lines ground
GND pins are common to VDDIN, VDDCORE and VDDIO pins.
GND pins should be connected as shortly as possible to the system
ground plane.
GNDUTMI UDPHS and UHPHS
UTMI+ Core and
interface ground
GNDUTMI pins are common to VDDUTMII and VDDUTMIC pins.
GNDUTMI pins should be connected as shortly as possible to the
system ground plane.
GNDPLL PLLA cell and Main
Oscillator ground
GNDPLL pin is provided for VDDPLL pin. GNDPLL pin should be
connected as shortly as possible to the system ground plane.
GNDANA Analog ground GNDANA pins are common to AFE, DAC and ACC supplied by VDDIN
pin.
GNDANA pins should be connected as shortly as possible to the system
ground plane.
GNDPLLUSB USB PLL ground GNDPLLUSB pin is provided for VDDPLLUSB pin. GNDPLLUSB pin
should be connected as shortly as possible to the system ground plane.
Note:
1.
These values are given only as a typical example.
2. Decoupling capacitors must be connected as close as possible to the microcontroller and on each concerned
pin, vias should be avoided.
SAM E70/S70/V70/V71 Family
Schematic Checklist
© 2019 Microchip T
echnology Inc.
Datasheet
DS60001527D-page 1915