Datasheet
This flag is set on a zero-to-one transition of the XOSC Ready bit in the Status register
(PCLKSR.XOSCRDY) and will generate an interrupt request if INTENSET.XOSCRDY is one.
Writing a zero to this bit has no effect.
Writing a one to this bit clears the XOSC Ready interrupt flag.
SAM D21 Family
SYSCTRL – System Controller
© 2018 Microchip Technology Inc.
Datasheet Complete
DS40001882D-page 206