Datasheet

809
SAM3X / SAM3A [DATASHEET]
Atmel-11057C-ATARM-SAM3X-SAM3A-Datasheet_23-Mar-15
35.7.8.8 Slave Node Synchronization
The synchronization is done only in Slave node configuration. The procedure is based on time measurement
between falling edges of the Synch Field. The falling edges are available in distances of 2, 4, 6 and 8 bit times.
Figure 35-42. Synch Field
The time measurement is made by a 19-bit counter clocked by the sampling clock (see Section 35.7.1).
When the start bit of the Synch Field is detected, the counter is reset. Then during the next 8 Tbits of the Synch
Field, the counter is incremented. At the end of these 8 Tbits, the counter is stopped. At this moment, the 16 most
significant bits of the counter (value divided by 8) give the new clock divider (LINCD) and the 3 least significant bits
of this value (the remainder) give the new fractional part (LINFP).
When the Synch Field has been received, the clock divider (CD) and the fractional part (FP) are updated in the
Baud Rate Generator register (US_BRGR).
If it appears that the sampled Synch character is not equal to 0x55, then the error flag LINISFE in the Channel
Status register (US_CSR) is set to 1. It is reset by writing bit RSTSTA to 1 in the Control register (US_CR).
Figure 35-43. Slave Node Synchronization
The accuracy of the synchronization depends on several parameters:
 The nominal clock frequency (F
Nom
) (the theoretical slave node clock frequency)
 The Baud Rate
 The oversampling (Over=0 => 16X or Over=0 => 8X)
Start
bit
Stop
bit
Synch Field
8 Tbit
2 Tbit 2 Tbit 2 Tbit 2 Tbit
RXD
Clock
LINIDRX
Synchro Counter 000_0011_0001_0110_1101
US_BRGR
Clcok Divider (CD)
US_BRGR
Fractional Part (FP)
Initial CD
Initial FP
Reset
US_LINBRR
Clcok Divider (CD)
0000_0110_0010_1101
US_LINBRR
Fractional Part (FP)
101
Initial CD
Initial FP
Start
Bit
10101010
Stop
Bit
Start
Bit
ID0 ID1 ID2 ID3 ID4 ID5 ID6 ID7Break Field
13 dominant bits (at 0)
Stop
Bit
Break
Delimiter
1 recessive bit
(at 1)
Synch Byte = 0x55