Datasheet

28.8.4. ADCH – ADC Data Register High (ADLAR=0)
When using the I/O specific commands IN and OUT, the I/O addresses 0x00 - 0x3F must be used. When
addressing I/O Registers as data space using LD and ST instructions, 0x20 must be added to these offset
addresses. The device is a complex microcontroller with more peripheral units than can be supported
within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space
from 0x60 in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.
Name: ADCH
Offset: 0x05
Reset: 0x00
Property: When addressing I/O Registers as data space the offset address is 0x25
Bit 7 6 5 4 3 2 1 0
ADC9 ADC8
Access
R R
Reset 0 0
Bit 1 – ADC9: ADC Conversion Result
Refer to ADCL on page 330
Bit 0 – ADC8: ADC Conversion Result
Atmel ATmega64A [DATASHEET]
Atmel-8160E-ATmega64A_Datasheet_Complete-09/2015
331