Datasheet

20.11.24. ICR1H – Input Capture Register 1 High byte
When using the I/O specific commands IN and OUT, the I/O addresses 0x00 - 0x3F must be used. When
addressing I/O Registers as data space using LD and ST instructions, 0x20 must be added to these offset
addresses. The device is a complex microcontroller with more peripheral units than can be supported
within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space
from 0x60 in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.
Name: ICR1H
Offset: 0x27
Reset: 0x00
Property: When addressing I/O Registers as data space the offset address is 0x47
Bit 7 6 5 4 3 2 1 0
ICR1H[7:0]
Access
R/W R/W R/W R/W R/W R/W R/W R/W
Reset 0 0 0 0 0 0 0 0
Bits 7:0 – ICR1H[7:0]: Input Capture 1 High byte
Refer to ICR3H on page 186.
Atmel ATmega64A [DATASHEET]
Atmel-8160E-ATmega64A_Datasheet_Complete-09/2015
184