Datasheet

19.5.1. SFIOR – Special Function IO Register
When using the I/O specific commands IN and OUT, the I/O addresses 0x00 - 0x3F must be used. When
addressing I/O Registers as data space using LD and ST instructions, 0x20 must be added to these offset
addresses. The device is a complex microcontroller with more peripheral units than can be supported
within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space
from 0x60 in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.
Name: SFIOR
Offset: 0x20
Reset: 0
Property: When addressing I/O Registers as data space the offset address is 0x40
Bit 7 6 5 4 3 2 1 0
TSM PSR321
Access
R/W R/W
Reset 0 0
Bit 7 – TSM: Timer/Counter Synchronization Mode
Writing the TSM bit to one activates the Timer/Counter Synchronization mode. In this mode, the value
that is written to the PSR0 and PSR321 bits is kept, hence keeping the corresponding prescaler reset
signals asserted. This ensures that the corresponding Timer/Counters are halted and can be configured
to the same value without the risk of one of them advancing during configuration. When the TSM bit is
written to zero, the PSR0 and PSR321 bits are cleared by hardware, and the Timer/Counters start
counting simultaneously.
Bit 0 – PSR321: Prescaler Reset Timer/Counter3, Timer/Counter2, and Timer/Counter1
When this bit is one, the Timer/Counter3, Timer/Counter1, and Timer/Counter2 prescaler will be reset.
This bit is normally cleared immediately by hardware, except if the TSM bit is set. Note that Timer/
Counter3, Timer/Counter1, and Timer/Counter2 share the same prescaler and a reset of this prescaler
will affect all three timers.
Atmel ATmega64A [DATASHEET]
Atmel-8160E-ATmega64A_Datasheet_Complete-09/2015
136