Manualshelf

Datasheet

ManualsBrandsMicrochip ManualsAVR MicrocontrollersAVR RISC Microcontroller Flash 32KB TQFP
201202203204205206207208209210
Table Of Contents
having the sample number inside boxes. The majority voting process is done as follows: If two or all three
samples have high levels, the received bit is registered to be a logic 1. If two or all three samples have
low levels, the received bit is registered to be a logic 0. This majority voting process acts as a low pass
filter for the incoming signal on the RxD pin. The recovery process is then repeated until a complete
frame is received. Including the first stop bit. Note that the Receiver only uses the first stop bit of a frame.
The following figure shows the sampling of the stop bit and the earliest possible beginning of the start bit
of the next frame.
Figure 23-7. Stop Bit Sampling and Next Start Bit Sampling
1 2 3 4 5 6 7 8 9 10 0/1 0/1 0/1
STOP 1
1 2 3 4 5 6 0/1
RxD
Sample
(U2X = 0)
Sample
(U2X = 1)
(A) (B) (C)
The same majority voting is done to the stop bit as done for the other bits in the frame. If the stop bit is
registered to have a logic 0 value, the Frame Error (FE) Flag will be set.
A new high to low transition indicating the start bit of a new frame can come right after the last of the bits
used for majority voting. For Normal Speed mode, the first low level sample can be at point marked (A) in
the figure above. For Double Speed mode the first low level must be delayed to (B). (C) marks a stop bit
of full length. The early start bit detection influences the operational range of the Receiver.
23.8.3. Asynchronous Operational Range
The operational range of the Receiver is dependent on the mismatch between the received bit rate and
the internally generated baud rate. If the Transmitter is sending frames at too fast or too slow bit rates, or
the internally generated baud rate of the Receiver does not have a similar (refer to next table) base
frequency, the Receiver will not be able to synchronize the frames to the start bit.
The following equations can be used to calculate the ratio of the incoming data rate and internal receiver
baud rate.
slow
=
+ 1
1 + +
fast
=
+ 2
+ 1 +
D Sum of character size and parity size (D = 5- to 10-bit).
S Samples per bit. S = 16 for Normal Speed mode and S = 8 for Double Speed mode.
S
F
First sample number used for majority voting. S
F
= 8 for Normal Speed and S
F
= 4 for Double
Speed mode.
S
M
Middle sample number used for majority voting. S
M
= 9 for Normal Speed and S
M
= 5 for Double
Speed mode.
R
slow
is the ratio of the slowest incoming data rate that can be accepted in relation to the Receiver
baud rate.
R
fast
is the ratio of the fastest incoming data rate that can be accepted in relation to the Receiver baud
rate.
The following tables list the maximum receiver baud rate error that can be tolerated. Note that Normal
Speed mode has higher toleration of baud rate variations.
Atmel ATmega32A [DATASHEET]
Atmel-8155I-ATmega32A_Datasheet_Complete-08/2016
204