Datasheet
12.4 Timing Diagram
The RC clock is enabled only after failure detection.
Figure 12-2. CFD Mechanism Timing Diagram
128kHz
RC clock
Ext clock
Sys clock
Xosc failed
Delayed xosc failed
12.5 Register Description
ATmega328PB
CFD - Clock Failure Detection mechanism
© 2018 Microchip Technology Inc.
Datasheet Complete
DS40001906C-page 61