Datasheet

ManualsBrandsMicrochip ManualsAVR MicrocontrollersAVR RISC Microcontroller Flash 16KB

ATmega48PB/88PB/168PB

AVR Microcontroller with Core Independent Peripherals

and PicoPower technology

Introduction

ATmega48PB/88PB/168PB is a low-power CMOS 8-bit microcontroller based on the AVR

enhanced

RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega48PB/88PB/

168PB achieves throughputs approaching 1MIPS/MHz, allowing the system designer to optimize power

consumption versus processing speed.

Features

• Advanced RISC architecture

– 131 instructions – most single clock cycle execution

– 32 x 8 general purpose working registers

– Fully static operation

– Up to 20MIPS throughput at 20MHz

– On-chip 2-cycle Multiplier

• High endurance non-volatile memory segments

– 4/8/16KBytes of in-system self-programmable Flash program memory

– 256/512/512Bytes EEPROM

– 512/1K/1KBytes internal SRAM

– Write/Erase cycles: 10,000 Flash/100,000 EEPROM

– Data retention: 20 years at 85°C/100 years at 25°C

– Optional boot code section with independent lock bits

• In-system programming by on-chip boot program

• True Read-While-Write (RWW) operation

– Programming lock for software security

• QTouch

library support

– Capacitive touch buttons, sliders and wheels

– QTouch and QMatrix

acquisition

– Up to 64 sense channels

• Peripheral Features

– Two 8-bit Timer/Counters (TC) with separate prescaler and compare mode

– 16-bit Timer/Counter with separate prescaler, compare mode, and capture mode

– Real Time Counter (RTC) with separate oscillator

– Six Pulse Width Modulation (PWM) channels

– 8-channel 10-bit Analog-to-Digital converter (ADC) with temperature measurement

– Programmable serial USART with start-of-frame detection

This is a summary document. A

complete document is available on

our Web site at www.microchip.com

Datasheet Summary

DS40001910A-page 1

Summary of content (32 pages)

PAGE 1
This is a summary document. A complete document is available on our Web site at www.microchip.com ATmega48PB/88PB/168PB AVR Microcontroller with Core Independent Peripherals and PicoPower technology Introduction ATmega48PB/88PB/168PB is a low-power CMOS 8-bit microcontroller based on the AVR® enhanced RISC architecture.
PAGE 2
ATmega48PB/88PB/168PB – – – – – • Master/Slave Serial Interface (SPI) Byte-oriented Two-Wire serial Interface (TWI), Philips I2C compatible Programmable Watchdog Timer (WDT) with separate on-chip oscillator On-chip Analog Comparator (AC) Interrupt and Wake-up on pin change • 256-channel capacitive touch and proximity sensing Special microcontroller features – Power-On Reset (POR) and programmable brown-out detection (BOD) – – – • • • • • • Internal calibrated oscillator External and internal interrupt
PAGE 3
Table of Contents Introduction......................................................................................................................1 Features.......................................................................................................................... 1 1. Description.................................................................................................................5 2. Configuration Summary............................................................................
PAGE 4
ATmega48PB/88PB/168PB Microchip Devices Code Protection Feature................................................................. 29 Legal Notice...................................................................................................................30 Trademarks................................................................................................................... 30 Quality Management System Certified by DNV.............................................................
PAGE 5
ATmega48PB/88PB/168PB 1. Description The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.
PAGE 6
ATmega48PB/88PB/168PB 2. Configuration Summary Table 2-1. Configuration Summary ATmega48PB ATmega88PB ATmega168PB Pin count 32 32 32 Flash (KB) 4 8 16 SRAM (Bytes) 512 1024 1024 EEPROM (Bytes) 256 512 512 Max I/O pins 27 SPI 1 TWI (I2C) 1 USART 1 ADC 10-bit 15ksps ADC channels 8 AC 1 8-bit Timer/Counters 2 16-bit Timer/Counters 1 PWM channels 6 Operating voltage 1.8V - 5.
PAGE 7
ATmega48PB/88PB/168PB 3. Ordering Information 3.1 ATmega48PB Speed [MHz](3) Power Supply [V] Ordering Code(2) Package(1) Operational Range 20 1.8 - 5.5 ATmega48PB-AU ATmega48PB-AUR(4) ATmega48PB-MU ATmega48PB-MUR(4) 32A 32A 32MS1 32MS1 Industrial (-40°C to +85°C) ATmega48PB-AN ATmega48PB-ANR(4) ATmega48PB-MN ATmega48PB-MNR(4) 32A 32A 32MS1 32MS1 Industrial (-40°C to +105°C) Note: 1. This device can also be supplied in wafer form.
PAGE 8
ATmega48PB/88PB/168PB 2. 3. 4. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive).Also Halide free and fully Green. See ”Speed Grades” on page 304. Tape & Reel. Package Type 32A 32-lead, Thin (1.0mm) Plastic Quad Flat Package (TQFP) 32MS1 32-pad, 5.0x5.0x0.9mm body, Lead Pitch 0.50mm, Very-thin Fine pitch, Quad Flat No Lead Package (VFQFN) 3.3 ATmega168PB Speed [MHz] Power Supply [V] Ordering Code(2) Package(1) Operational Range 20 1.
PAGE 9
ATmega48PB/88PB/168PB 4. Block Diagram Figure 4-1. Block Diagram SRAM debugWire CPU OCD PARPROG SPIPROG XTAL1 / TOSC1 Clock generation 32.768kHz XOSC XTAL2 / TOSC2 VCC RESET GND 16MHz LP XOSC FLASH NVM programming 8MHz Calib RC External clock 128kHz int osc Power Supervision POR/BOD & RESET ADC[7:0] AREF OC1A/B T1 ICP1 OC2A OC2B © 2017 Microchip Technology Inc.
PAGE 10
ATmega48PB/88PB/168PB Pin Configurations PD2 (INT0/PCINT18) PD1 (TXD/PCINT17) PD0 (RXD/PCINT16) PC6 (RESET/PCINT14) PC5 (ADC5/SCL/PCINT13) PC4 (ADC4/SDA/PCINT12) PC3 (ADC3/PCINT11) PC2 (ADC2/PCINT10) 32 31 30 29 28 27 26 25 Figure 5-1. 32 TQFP Pinout ATmega48PB/88PB/168PB GND GND 5 20 AREF PE1 6 19 PE2 (ADC6) (PCINT6/XTAL1/TOSC1) PB6 7 18 AVCC (PCINT7/XTAL2/TOSC2) PB7 8 17 PB5 (SCK/PCINT5) © 2017 Microchip Technology Inc.
PAGE 11
ATmega48PB/88PB/168PB PD2 (INT0/PCINT18) PD1 (TXD/PCINT17) PD0 (RXD/PCINT16) PC6 (RESET/PCINT14) PC5 (ADC5/SCL/PCINT13) PC4 (ADC4/SDA/PCINT12) PC3 (ADC3/PCINT11) PC2 (ADC2/PCINT10) 32 31 30 29 28 27 26 25 Figure 5-2. 32 VQFN Pinout ATmega48PB/88PB/168PB GND 5 20 AREF PE1 6 19 PE2 (ADC6) (PCINT6/XTAL1/TOSC1) PB6 7 18 AVCC (PCINT7/XTAL2/TOSC2) PB7 8 17 PB5 (SCK/PCINT5) NOTE: Bottom pad should be soldered to ground 5.1 Pin Descriptions 5.1.1 VCC Digital supply voltage. 5.
PAGE 12
ATmega48PB/88PB/168PB 5.1.3 Port B (PB[7:0]) XTAL1/XTAL2/TOSC1/TOSC2 Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each pin). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated during a reset condition even if the clock is not running.
PAGE 13
ATmega48PB/88PB/168PB 5.1.10 ADC[7:6] (TQFP and VFQFN Package Only) In the TQFP and VFQFN package, ADC[7:6] serve as analog inputs to the A/D converter. These pins are powered from the analog supply and serve as 10-bit ADC channels. © 2017 Microchip Technology Inc.
PAGE 14
ATmega48PB/88PB/168PB 6. I/O Multiplexing Each pin is by default controlled by the PORT as a general purpose I/O and alternatively it can be assigned to one of the peripheral functions. The following table describes the peripheral signals multiplexed to the PORT I/O pins. Table 6-1.
PAGE 15
ATmega48PB/88PB/168PB 7. Comparison Between Processors The ATmega48PB/88PB/168PB differ only in memory sizes, boot loader support, and interrupt vector sizes. The table below summarizes the different memory and interrupt vector sizes for the devices. Table 7-1.
PAGE 16
ATmega48PB/88PB/168PB 8. Resources A comprehensive set of development tools, application notes and datasheets are available for download on http://www.microchip.com/design-centers/8-bit/microchip-avr-mcus. © 2017 Microchip Technology Inc.
PAGE 17
ATmega48PB/88PB/168PB 9. Data Retention Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C. © 2017 Microchip Technology Inc.
PAGE 18
ATmega48PB/88PB/168PB 10. About Code Examples This documentation contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Confirm with the C compiler documentation for more details.
PAGE 19
ATmega48PB/88PB/168PB 11. Capacitive Touch Sensing 11.1 QTouch Library ® The QTouch Library provides a simple to use solution to realize touch sensitive interfaces on most AVR ® microcontrollers. The QTouch Library includes support for the Touch and QMatrix acquisition methods. ® Touch sensing can be added to any application by linking the appropriate QTouch Library for the AVR Microcontroller.
PAGE 20
ATmega48PB/88PB/168PB 12. Packaging Information 12.1 32-pin 32A PIN 1 IDENTIFIER PIN 1 e B E1 E D1 D C 0°~7° L A1 A2 A COMMON DIMENSIONS (Unit of measure = mm) Notes: 1. This package conforms to JEDEC reference MS-026, Variation ABA. 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch. 3. Lead coplanarity is 0.10mm maximum. SYMBOL MIN NOM MAX A – – 1.
PAGE 21
ATmega48PB/88PB/168PB 32-pin 32MS1 TOP VIEW SIDE VIEW C D 0.08 C 32 1 2 PIN 1 ID E 2X 0.10 C 2X A3 A1 0.10 C BOTTOM VIEW A L (32X) D2 0.10 C SEATING PLANE 12.2 e e/2 E2 COMMON DIMENSIONS (Unit of Measure = mm) 2 1 Pin 1 Corner 32 K See Option A,B Option A Option B PIN # 1 ID Chamfer (C 0.30) b (32X) PIN # 1 ID Notch (R 0.20) SYMBOL MIN TYP MAX A 0.80 - 0.90 A1 0.00 - 0.05 A3 1 1 32 32 NOTE: 1.
PAGE 22
ATmega48PB/88PB/168PB 13. Errata 13.1 Errata ATmega48PB The revision letter in this section refers to the revision of the ATmega48PB device. 13.1.1 Rev. A – Wrong device ID when using debugWire – Power consumption in power save modes – USART start-up functionality not working – External capacitor on AREF pin – Increased power consumption when using voltage reference other than AVCC 1.) Wrong device ID when using debugWire The device ID returned using debugWire is incorrect. Problem Fix/Workaround None.
PAGE 23
ATmega48PB/88PB/168PB Select AVCC as ADC voltage reference before entering sleep mode to avoid extra power consumption during sleep. If no internal or external reference to the ADC is used, an external pull-down resistor should be added to the AREF pin. 13.1.2 Rev. B – External capacitor on AREF pin – Power consumption in power save modes – Increased power consumption when using voltage reference other than AVCC 1.
PAGE 24
ATmega48PB/88PB/168PB – USART start-up functionality not working – External capacitor on AREF pin – Increased power consumption when using voltage reference other than AVCC 1.) Wrong device ID when using debugWire The device ID returned using debugWire is incorrect. Problem Fix/Workaround None. 2.) Power consumption in power save modes Power consumption in power save modes will be higher due to improper control of internal power management. Problem Fix/Workaround None. 3.
PAGE 25
ATmega48PB/88PB/168PB None. 2. ) Increased power consumption when using voltage reference other than AVCC Power consumption is higher when using internal or external voltage reference that is not equal to AVCC. The increased current consumption will be the same for active and all sleep modes, but the largest impact will be in low power sleep modes. Problem Fix/Workaround Select AVCC as ADC voltage reference before entering sleep mode to avoid extra power consumption during sleep.
PAGE 26
ATmega48PB/88PB/168PB None. 4.) External capacitor on AREF pin If an external capacitor is used on the analog reference pin (AREF), it should be equal to or larger than 100nF. Smaller capacitor value can make the AREF buffer unstable with large ringing which will reduce the accuracy of the ADC. Problem Fix/Workaround None. 5. ) Increased power consumption when using voltage reference other than AVCC Power consumption is higher when using internal or external voltage reference that is not equal to AVCC.
PAGE 27
ATmega48PB/88PB/168PB 13.3.3 Rev. C – External capacitor on AREF pin 1.) External capacitor on AREF pin If an external capacitor is used on the analog reference pin (AREF), it should be equal to or larger than 100nF. Smaller capacitor value can make the AREF buffer unstable with large ringing which will reduce the accuracy of the ADC. Problem Fix/Workaround None. 13.3.4 Rev. D to M Not sampled. 13.3.5 Rev. N to O No known errata. © 2017 Microchip Technology Inc.
PAGE 28
ATmega48PB/88PB/168PB The Microchip Web Site Microchip provides online support via our web site at http://www.microchip.com/. This web site is used as a means to make files and information easily available to customers.
PAGE 29
ATmega48PB/88PB/168PB Product Identification System To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office. [X](1) PART NO.
PAGE 30
ATmega48PB/88PB/168PB violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act. Legal Notice Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.
PAGE 31
ATmega48PB/88PB/168PB Quality Management System Certified by DNV ISO/TS 16949 Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California ® ® and India. The Company’s quality system processes and procedures are for its PIC MCUs and dsPIC ® DSCs, KEELOQ code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products.
PAGE 32
Worldwide Sales and Service AMERICAS ASIA/PACIFIC ASIA/PACIFIC EUROPE Corporate Office Asia Pacific Office China - Xiamen Austria - Wels 2355 West Chandler Blvd.