Datasheet

349
SAM9G45 [DATASHEET]
Atmel-6438O-ATARM-SAM9G45-Datasheet_08-Dec-15
25.12.1 PMC System Clock Enable Register
Name: PMC_SCER
Address: 0xFFFFFC00
Access: Write-only
DDRCK: DDR Clock Enable
0: No effect.
1: Enables the DDR clock.
UHP: USB Host OHCI Clocks Enable
0: No effect.
1: Enables the UHP48M and UHP12M OHCI clocks.
PCKx: Programmable Clock x Output Enable
0: No effect.
1: Enables the corresponding Programmable Clock output.
31 30 29 28 27 26 25 24
––––––––
23 22 21 20 19 18 17 16
––––––––
15 14 13 12 11 10 9 8
PCK7 PCK6 PCK5 PCK4 PCK5 PCK4 PCK1 PCK0
76543210
PCK7 UHP DDRCK