Datasheet

58
32117D–AVR-01/12
AT32UC3C
Register (ICR). Because all the interrupt sources are ORed together, the interrupt request from
the Power Manager will remain active until all the bits in ISR are cleared.