Datasheet

25XX080A/B

2.7 Data Protection

The following protection has been implemented to

prevent inadvertent writes to the array:

• The write enable latch is reset on power-up

• A write enable instruction must be issued to set

the write enable latch

• After a byte write, page write or Status Register

write, the write enable latch is reset

•CS

must be set high after the proper number of

clock cycles to start an internal write cycle

• Access to the array during an internal write cycle

is ignored and programming is continued

2.8 Power-On State

The 25XX080A/B powers on in the following state:

• The device is in low-power Standby mode

(CS

= 1)

• The write enable latch is reset

• SO is in high-impedance state

• A high-to-low-level transition on CS

is required to

enter active state

TABLE 2-4: WRITE-PROTECT FUNCTIONALITY MATRIX

WEL

(SR bit 1)

WPEN

(SR bit 7)

(pin 3)

Protected Blocks Unprotected Blocks Status Register

0xx

Protected Protected Protected

10x

Protected Writable Writable

0 (low)

Protected Writable Protected

1 (high)

Protected Writable Writable

x = don’t care