Datasheet

© 2008 Microchip Technology Inc. DS21202J-page 5
24C02C
2.0 PIN DESCRIPTIONS
The descriptions of the pins are listed in Table 2-1.
TABLE 2-1: PIN FUNCTION TABLE
2.1 SDA Serial Data
This is a bidirectional pin used to transfer addresses
and data into and data out of the device. It is an open
drain terminal; therefore, the SDA bus requires a pull-
up resistor to V
CC (typical 10 kΩ for 100 kHz, 2 kΩ for
400 kHz).
For normal data transfer SDA is allowed to change only
during SCL low. Changes during SCL high are
reserved for indicating the Start and Stop conditions.
2.2 SCL Serial Clock
This input is used to synchronize the data transfer from
and to the device.
2.3 A0, A1, A2
The levels on these inputs are compared with the
corresponding bits in the slave address. The chip is
selected if the compare is true.
Up to eight 24C02C devices may be connected to the
same bus by using different Chip Select bit combina-
tions. These inputs must be connected to either V
CC or
V
SS.
2.4 WP
This is the hardware write-protect pin. It must be tied to
V
CC or VSS. If tied to Vcc, the hardware write protection
is enabled. If the WP pin is tied to V
SS the hardware
write protection is disabled.
2.5 Noise Protection
The 24C02C employs a VCC threshold detector circuit
which disables the internal erase/write logic if the V
CC
is below 3.8 volts at nominal conditions.
The SCL and SDA inputs have Schmitt Trigger and
filter circuits which suppress noise spikes to assure
proper device operation even on a noisy bus.
Name PDIP SOIC TSSOP DFN/TDFN MSOP Function
A0 1 1 1 1 1 Address Pin A0
A1 2 2 2 2 2 Address Pin A1
A2 3 3 3 3 3 Address Pin A2
V
SS 4444 4Ground
SDA 5 5 5 5 5 Serial Address/Data I/O
SCL 6 6 6 6 6 Serial Clock
WP 7 7 7 7 7 Write-Protect Input
V
CC 8 8 8 8 8 +4.5 V to 5.5 V Power Supply