Datasheet

Data Sheet
16 Mbit Multi-Purpose Flash Plus
SST39VF1601C / SST39VF1602C
19
©2010 Silicon Storage Technology, Inc. S71380-04-000 05/10
FIGURE 12: WE# Controlled Block-Erase Timing Diagram
1380 F32.0
ADDRESSES
DQ
15-0
WE#
555 2AA 2AA555 555
XX55
XX30
XX55XXAA
XX80
XXAA
BA
X
OE#
CE#
RY/BY#
VALID
SIX-BYTE CODE FOR BLOCK-ERASE
T
WP
T
BE
T
BY
T
BR
Note: This device also supports CE# controlled Block-Erase operation. The WE# and CE# signals are interchange-
able as long as minimum timings are met. (See Table 16).
BA
X
= Block Address
WP# must be held in proper logic state (V
IL
or V
IH
) 1µs prior to and 1µs after the command sequence.
X can be V
IL
or V
IH
, but no other value.