User manual

Schematic and Layouts
© 2005 Microchip Technology Inc. DS51544A-page 23
FIGURE A-5: 8-Pin SOIC/MSOP/TSSOP/DIP Evaluation Board Gerber – Bottom Layer.