User manual

Schematic and Layouts
© 2005 Microchip Technology Inc. DS51544A-page 21
FIGURE A-3: 8-Pin SOIC/MSOP/TSSOP/DIP Evaluation Board Layout – Top
Layer + Bottom Layer + Silk-Screen.