User manual

Installation and Operation
© 2006 Microchip Technology Inc. DS51597A-page 11
2.3.1 The Hardware
Figure 2-3 shows the layout of the 14-Pin SOIC/DIP/TSSOP Evaluation Board. This is
a small four-layer board (3.55" x 1.79" (9.02 mm x 4.55 mm)). There are sixteen
connection points/pads that can use either through-hole or surface-mount connector
posts.
The pad labeled VDD is connected to the PCB power plane, while the pad labeled VSS
is connected to the PCB ground plane. All the passive components that are connected
to VDD or VSS are connected to either the power plane or ground plane.
The fourteen remaining PCB pads correspond to the device pins (i.e.; pad 1 connects
to pin 1).
Each pad has four passive components associated with them: a pull-up resistor (R2x),
a pull-down resistor (R3x), an in-line resistor (R1x) and a filtering/load capacitor (C1x).
The “x” is an alpha character that corresponds to a particular pad (A to P). As an exam-
ple, Pad 5’s pull-up resistor is R2E.
The green area of Figure 2-3 shows the silk-screen on the bottom layer of the PCB.
This is where the details of the implemented circuit can be written.
Capacitor C1 is the power supply filtering capacitor.
Capacitors C2 and C3 are bypass capacitors that may be required to be installed,
depending on the device selected and the system requirements (such as the noise
present on the power supply). Table 2-1 describes the components.
A 6-pin header interface is available that supports the PICmicro MCU Baseline Flash
Microcontroller Programmer (BFMP) interface. For additional information, refer to
Section 2.4.5 “Baseline Flash Microcontroller Programmer (BFMP) Interface
(Header J1)”.
FIGURE 2-3: 14-Pin SOIC/DIP/TSSOP Evaluation Board Layout.