Datasheet

ManualsBrandsMICROCHIP TECHNOLOGY ManualsMicrocontrollers, Microprocessors & QuartzesEmbedded microcontroller TFBGA 121 (10x10) 16-Bit 32 MHz I/O number 84

301

302

303

304

305

306

307

308

309

310

PIC24FJ256DA210 FAMILY

DS39969B-page 310  2010 Microchip Technology Inc.

bit 1 DPVSOE: Display Vertical Synchronization Port Enable bit

1 =V

SYNC port is enabled

0 =V

SYNC port is disabled

bit 0 DPHSOE: Display Horizontal Synchronization Port Enable bit

1 = HSYNC port is enabled

0 = HSYNC port is disabled

R-0, HSC U-0 U-0 U-0 U-0 U-0 U-0 U-0

PUBUSY

— — — — — — —

bit 15 bit 8

R-0, HSC R-0, HSC R-0, HSC R-0, HSC R-0, HSC R-0, HSC R-0, HSC R-0, HSC

IPUBUSY RCCBUSY CHRBUSY VMRGN HMRGN CMDLV CMDFUL CMDMPT

bit 7 bit 0

Legend: HSC = Hardware Settable/Clearable bit

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 15 PUBUSY: Processing Units are Busy Status bit

This bit is logically equivalent to the ORed combination of IPUBUSY, RCCBUSY or CHRBUSY.

1 = At least one processing unit is busy

0 = None of the processing units are busy

bit 14-8 Unimplemented: Read as ‘0’

bit 7 IPUBUSY: Inflate Processing Unit Busy Status bit

1 = IPU is busy

0 = IPU is not busy

bit 6 RCCBUSY: Rectangle Copy Graphics Processing Unit Busy Status bit

1 = RCCGPU is busy

0 = RCCGPU is not busy

bit 5 CHRBUSY: Character Graphics Processing Unit Busy Status bit

1 = CHRGPU is busy

0 = CHRGPU is not busy

bit 4 VMRGN: Vertical Blanking Status bit

1 = Display interface is in the vertical blanking period

0 = Display interface is not in the vertical blanking period

bit 3 HMRGN: Horizontal Blanking Status bit

1 = Display interface is in the horizontal blanking period

0 = Display interface is not in the horizontal blanking period

bit 2 CMDLV: Command Watermark Level Status bit

The number of commands in the command FIFO changed from equal (=) to the command watermark

value to less than (<) the Command Watermark value set in CMDWMK (G1CON1<12:8>) register bits.

1 = Command in FIFO is less than the set CMDWMK value

0 = Command in FIFO is equal to or greater than the set CMDWMK value

bit 1 CMDFUL: Command FIFO Full Status bit

1 = Command FIFO is full

0 = Command FIFO is not full

bit 0 CMDMPT: Command FIFO Empty Status bit

1 = Command FIFO is empty

0 = Command FIFO is not empty