Datasheet

ManualsBrandsMICROCHIP TECHNOLOGY ManualsMicrocontrollers, Microprocessors & QuartzesEmbedded microcontroller TFBGA 121 (10x10) 16-Bit 32 MHz I/O number 84

 2010 Microchip Technology Inc. DS39969B-page 65

PIC24FJ256DA210 FAMILY

TABLE 4-26: ENHANCED PARALLEL MASTER/SLAVE PORT REGISTER MAP

(1)

File

Name

Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0

All

Resets

PMCON1 0600 PMPEN

— PSIDL ADRMUX1 ADRMUX0 — MODE1 MODE0 CSF1 CSF0 ALP ALMODE — BUSKEEP IRQM1 IRQM0 0000

PMCON2 0602 BUSY

— ERROR TIMEOUT AMREQ CURMST MSTSEL1 MSTSEL0 RADDR23 RADDR22 RADDR21 RADDR20 RADDR19 RADDR18 RADDR17 RADDR16 0000

PMCON3 0604 PTWREN PTRDEN PTBE1EN PTBE0EN

— AWAITM1 AWAITM0 AWAITE — PTEN22 PTEN21 PTEN20 PTEN19 PTEN18 PTEN17 PTEN16 0000

PMCON4 0606 PTEN15 PTEN14 PTEN13 PTEN12 PTEN11 PTEN10 PTEN9 PTEN8 PTEN7 PTEN6 PTEN5 PTEN4 PTEN3 PTEN2 PTEN1 PTEN0 0000

PMCS1CF 0608 CSDIS CSP CSPTEN BEP

— WRSP RDSP SM ACKP PTSZ1 PTSZ0 — — — — — 0000

PMCS1BS 060A BASE23 BASE22 BASE21 BASE20 BASE19 BASE18 BASE17 BASE16 BASE15

— — —BASE11— — — 0200

PMCS1MD 060C ACKM1 ACKM0 AMWAIT2 AMWAIT1 AMWAIT0

— — — DWAITB1 DWAITB0 DWAITM3 DWAITM2 DWAITM1 DWAITM0 DWAITE1 DWAITE0 0000

PMCS2CF 060E CSDIS CSP CSPTEN BEP

— WRSP RDSP SM ACKP PTSZ1 PTSZ0 — — — — — 0000

PMCS2BS 0610 BASE23 BASE22 BASE21 BASE20 BASE19 BASE18 BASE17 BASE16 BASE15

— — —BASE11— — — 0600

PMCS2MD 0612 ACKM1 ACKM0 AMWAIT2 AMWAIT1 AMWAIT0

— — — DWAITB1 DWAITB0 DWAITM3 DWAITM2 DWAITM1 DWAITM0 DWAITE1 DWAITE0 0000

PMDOUT1 0614 EPMP Data Out Register 1<15:8> EPMP Data Out Register 1<7:0> xxxx

PMDOUT2 0616 EPMP Data Out Register 2<15:8> EPMP Data Out Register 2<7:0> xxxx

PMDIN1 0618 EPMP Data In Register 1<15:8> EPMP Data In Register 1<7:0> xxxx

PMDIN2 061A EPMP Data In Register 2<15:8> EPMP Data In Register 2<7:0> xxxx

PMSTAT 061C IBF IBOV

— — IB3F IB2F IB1F IB0F OBE OBUF — — OB3E OB2E OB1E OB0E 008F

Legend: — = unimplemented, read as ‘0’. Reset values are shown in hexadecimal.

Note 1: Unimplemented in 64-pin devices, read as ‘0’.

TABLE 4-27: REAL-TIME CLOCK AND CALENDAR REGISTER MAP

File

Name

Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0

All

Resets

ALRMVAL 0620 Alarm Value Register Window Based on ALRMPTR<1:0> xxxx

ALCFGRPT 0622 ALRMEN CHIME AMASK3 AMASK2 AMASK1 AMASK0 ALRMPTR1 ALRMPTR0 ARPT7 ARPT6 ARPT5 ARPT4 ARPT3 ARPT2 ARPT1 ARPT0 0000

RTCVAL 0624 RTCC Value Register Window Based on RTCPTR<1:0> xxxx

RCFGCAL 0626 RTCEN

— RTCWREN RTCSYNC HALFSEC RTCOE RTCPTR1 RTCPTR0 CAL7 CAL6 CAL5 CAL4 CAL3 CAL2 CAL1 CAL0 (Note 1)

Legend: — = unimplemented, read as ‘0’. Reset values are shown in hexadecimal.

Note 1: The status of the RCFGCAL register on POR is ‘0000’ and on other Resets is unchanged.