Datasheet

 2007-2012 Microchip Technology Inc. DS39778E-page 337

PIC18F87J11 FAMILY

U-1 U-1 U-1 U-1 R/WO-1 R/WO-1 R/WO-1 R/WO-1

— — — — MSSPMSK PMPMX

(1)

ECCPMX

(1)

CCP2MX

bit 7 bit 0

Legend:

R = Readable bit WO = Write-Once bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 7-4 Unimplemented: Maintain as ‘1’

bit 3 MSSPMSK: MSSP Address Masking Mode Select bit

1 = 7-Bit Address Masking mode is enabled

0 = 5-Bit Address Masking mode is enable

bit 2 PMPMX: PMP Pin Multiplex bit

(1)

1 = PMP data and control are multiplexed to the same pins as the External Memory Bus (PORTD and

PORTE)

0 = PMP data and control are multiplexed to alternate pin assignments (PORTA, PORTF and

PORTH)

bit 1 ECCPMX: ECCPx MUX bit

(1)

1 = ECCP1 outputs (P1B/P1C) are multiplexed with RE6 and RE5;

ECCP3 outputs (P3B/P3C) are multiplexed with RE4 and RE3

0 = ECCP1 outputs (P1B/P1C) are multiplexed with RH7 and RH6;

ECCP3 outputs (P3B/P3C) are multiplexed with RH5 and RH4

bit 0 CCP2MX: ECCP2 MUX bit

1 = ECCP2/P2A is multiplexed with RC1

0 = ECCP2/P2A is multiplexed with RE7 in Microcontroller mode (all devices) or with RB3 in Extended

Microcontroller mode (80-pin devices only)

Note 1: These bits are implemented on 80-pin devices only.