Information

 2010-2013 Microchip Technology Inc. DS80000500F-page 3
PIC18F87K90 FAMILY
Silicon Errata Issues
1. Module: Analog-to-Digital Converter
(A/D)
1.1 The A/D will meet the Microchip standard A/D
specification when used as a 10-bit A/D. When
used as a 12-bit A/D, the possible issues include
high offset error (up to a maximum of 50 LSBs),
high DNL error (up to a maximum of ±4 LSBs)
and multiple missing codes (up to a maximum
of 20). Users should evaluate the 12-bit A/D
performance in their application using the
suggested work around below.
A/D Offset
The A/D may have high offset error, up to a
maximum of 50 LSB; it can be used if the A/D is
calibrated for the offset.
Work around
Method to Calibrate for Offset:
In Single-Ended mode, connect A/D +ve input to
ground and take the A/D reading. This will be the
offset of the device and can be used to
compensate for the subsequent A/D readings
on the actual inputs.
Affected Silicon Revisions
1.2 The A/D will meet the Microchip standard A/D
specification when used as a 10-bit A/D. When
used as a 12-bit A/D, the possible issues include
high offset error (up to a maximum of ±25 LSBs
at 25°C, ±30 LSBs at 85°C, 125°C and -40°C),
high DNL error (up to a maximum of ±4 LSBs)
and multiple missing codes (up to a maximum of
20). Users should evaluate the 12-bit A/D
performance in their application using the
suggested work around below. See Tabl e 3 for
guidance specifications.
A/D Offset
The A/D may have high offset error, up to a
maximum of ±25 LSBs at 25°C, ±30 LSBs at
85°C, 125°C and -40°C; it can be used if the A/
D is calibrated for the offset.
Work around
Method to Calibrate for Offset:
In Single-Ended mode, connect A/D +ve input to
ground and take the A/D reading. This will be the
offset of the device and can be used to
compensate for the subsequent A/D readings
on the actual inputs.
Note: This document summarizes all silicon
errata issues from all revisions of silicon,
previous as well as current. Only the
issues indicated by the shaded column in
the following tables apply to the current
silicon revision (B3, C3).
A1 B1
B3 C1 C3
X