Datasheet

PIC18F2585/2680/4585/4680
DS39625C-page 54 Preliminary © 2007 Microchip Technology Inc.
TXB0D5 2585 2680 4585 4680 xxxx xxxx uuuu uuuu uuuu uuuu
TXB0D4 2585 2680 4585 4680 xxxx xxxx uuuu uuuu uuuu uuuu
TXB0D3 2585 2680 4585 4680 xxxx xxxx uuuu uuuu uuuu uuuu
TXB0D2 2585 2680 4585 4680 xxxx xxxx uuuu uuuu uuuu uuuu
TXB0D1 2585 2680 4585 4680 xxxx xxxx uuuu uuuu uuuu uuuu
TXB0D0 2585 2680 4585 4680 xxxx xxxx uuuu uuuu uuuu uuuu
TXB0DLC 2585 2680 4585 4680 -x-- xxxx -u-- uuuu -u-- uuuu
TXB0EIDL 2585 2680 4585 4680 xxxx xxxx uuuu uuuu uuuu uuuu
TXB0EIDH 2585 2680 4585 4680 xxxx xxxx uuuu uuuu -uuu uuuu
TXB0SIDL 2585 2680 4585 4680 xxx- x-xx uuu- u-uu uuu- u-uu
TXB0SIDH 2585 2680 4585 4680 xxxx xxxx uuuu uuuu uuuu uuuu
TXB0CON 2585 2680 4585 4680 0000 0-00 0000 0-00 uuuu u-uu
TXB1D7 2585 2680 4585 4680 xxxx xxxx uuuu uuuu uuuu uuuu
TXB1D6 2585 2680 4585 4680 xxxx xxxx uuuu uuuu uuuu uuuu
TXB1D5 2585 2680 4585 4680 xxxx xxxx uuuu uuuu uuuu uuuu
TXB1D4 2585 2680 4585 4680 xxxx xxxx uuuu uuuu uuuu uuuu
TXB1D3 2585 2680 4585 4680 xxxx xxxx uuuu uuuu uuuu uuuu
TXB1D2 2585 2680 4585 4680 xxxx xxxx uuuu uuuu uuuu uuuu
TXB1D1 2585 2680 4585 4680 xxxx xxxx uuuu uuuu uuuu uuuu
TXB1D0 2585 2680 4585 4680 xxxx xxxx uuuu uuuu uuuu uuuu
TXB1DLC 2585 2680 4585 4680 -x-- xxxx -u-- uuuu -u-- uuuu
TXB1EIDL 2585 2680 4585 4680 xxxx xxxx uuuu uuuu uuuu uuuu
TXB1EIDH 2585 2680 4585 4680 xxxx xxxx uuuu uuuu uuuu uuuu
TXB1SIDL 2585 2680 4585 4680 xxx- x-xx uuu- u-uu uuu- uu-u
TXB1SIDH 2585 2680 4585 4680 xxxx xxxx uuuu uuuu -uuu uuuu
TXB1CON 2585 2680 4585 4680 0000 0-00 0000 0-00 uuuu u-uu
TXB2D7 2585 2680 4585 4680 xxxx xxxx uuuu uuuu 0uuu uuuu
TXB2D6 2585 2680 4585 4680 xxxx xxxx uuuu uuuu 0uuu uuuu
TXB2D5 2585 2680 4585 4680 xxxx xxxx uuuu uuuu 0uuu uuuu
TXB2D4 2585 2680 4585 4680 xxxx xxxx uuuu uuuu 0uuu uuuu
TXB2D3 2585 2680 4585 4680 xxxx xxxx uuuu uuuu 0uuu uuuu
TXB2D2 2585 2680 4585 4680 xxxx xxxx uuuu uuuu 0uuu uuuu
TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)
Register Applicable Devices
Power-on Reset,
Brown-out Reset
MCLR
Resets,
WDT Reset,
RESET Instruction,
Stack Resets
Wake-up via WDT
or Interrupt
Legend: u = unchanged, x = unknown, - = unimplemented bit, read as ‘0’, q = value depends on condition.
Shaded cells indicate conditions do not apply for the designated device.
Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt
vector (0008h or 0018h).
3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are
updated with the current value of the PC. The STKPTR is modified to point to the next location in the
hardware stack.
4: See Table 4-3 for Reset value for specific condition.
5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillator mode selected. When
not enabled as PORTA pins, they are disabled and read ‘0’.
6: This register reads all 0’s until the ECAN™ technology is set up in Mode 1 or Mode 2.