Datasheet

PIC18F46J11 FAMILY
DS39932D-page 222  2011 Microchip Technology Inc.
FIGURE 15-5: TIMER3 GATE SINGLE PULSE AND TOGGLE COMBINED MODE
15.5.5 TIMER3 GATE VALUE STATUS
When Timer3 gate value status is utilized, it is possible
to read the most current level of the gate control value.
The value is stored in the T3GVAL bit in the T3GCON
register. The T3GVAL bit is valid even when the Timer3
gate is not enabled (TMR3GE bit is cleared).
15.5.6 TIMER3 GATE EVENT INTERRUPT
When the Timer3 gate event interrupt is enabled, it is
possible to generate an interrupt upon the completion
of a gate event. When the falling edge of T3GVAL
occurs, the TMR3GIF flag bit in the PIR3 register will be
set. If the TMR3GIE bit in the PIE3 register is set, then
an interrupt will be recognized.
The TMR3GIF flag bit operates even when the Timer3
gate is not enabled (TMR3GE bit is cleared).
TMR3GE
T3GPOL
T3G_IN
T1CKI
T3GVAL
Timer3
N
N + 1
N + 2
T3GSPM
T3GGO/
T3DONE
Set by Software
Cleared by Hardware on
Falling Edge of T3GVAL
Set by Hardware on
Falling Edge of T3GVAL
Cleared by Software
Cleared by
Software
TMR3GIF
T3GTM
Counting Enabled on
Rising Edge of T3G
N + 4
N + 3