Datasheet

 2009-2011 Microchip Technology Inc. DS41365E-page 55
PIC18(L)F1XK22
EXAMPLE 4-3: WRITING TO FLASH PROGRAM MEMORY (CONTINUED)
4.5.2 WRITE VERIFY
Depending on the application, good programming
practice may dictate that the value written to the
memory should be verified against the original value.
This should be used in applications where excessive
writes can stress bits near the specification limit.
4.5.3 UNEXPECTED TERMINATION OF
WRITE OPERATION
If a write is terminated by an unplanned event, such as
loss of power or an unexpected Reset, the memory
location just programmed should be verified and
reprogrammed if needed. If the write operation is
interrupted by a MCLR Reset or a WDT Time-out Reset
during normal operation, the WRERR bit will be set
which the user can check to decide whether a rewrite
of the location(s) is needed.
4.5.4 PROTECTION AGAINST
SPURIOUS WRITES
To protect against spurious writes to Flash program
memory, the write initiate sequence must also be
followed. See Section 22.0 “Special Features of the
CPU” for more detail.
4.6 Flash Program Operation During
Code Protection
See Section 22.3 “Program Verification and Code
Protection” for details on code protection of Flash
program memory.
TABLE 4-3: REGISTERS ASSOCIATED WITH PROGRAM FLASH MEMORY
DECFSZ COUNTER ; loop until holding registers are full
BRA WRITE_WORD_TO_HREGS
PROGRAM_MEMORY
BSF EECON1, EEPGD ; point to Flash program memory
BCF EECON1, CFGS ; access Flash program memory
BSF EECON1, WREN ; enable write to memory
BCF INTCON, GIE ; disable interrupts
MOVLW 55h
Required MOVWF EECON2 ; write 55h
Sequence MOVLW 0AAh
MOVWF EECON2 ; write 0AAh
BSF EECON1, WR ; start program (CPU stall)
DCFSZ COUNTER2 ; repeat for remaining write blocks
BRA WRITE_BYTE_TO_HREGS ;
BSF INTCON, GIE ; re-enable interrupts
BCF EECON1, WREN ; disable write to memory
Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Reset
Values on
page
EECON1 EEPGD CFGS — FREE WRERR WREN WR RD 255
EECON2 EEPROM Control Register 2 (not a physical register) 255
INTCON GIE/GIEH PEIE/GIEL TMR0IE INT0IE RABIE TMR0IF INT0IF RABIF 253
IPR2 OSCFIP C1IP C2IP EEIP BCLIP — TMR3IP — 256
PIE2
OSCFIE C1IE C2IE EEIE BCLIE — TMR3IE — 256
PIR2 OSCFIF C1IF C2IF EEIF BCLIF — TMR3IF — 256
TABLAT Program Memory Table Latch 253
TBLPTRL Program Memory Table Pointer Low Byte (TBLPTR<7:0>) 253
TBLPTRU
— — bit 21 Program Memory Table Pointer Upper Byte (TBLPTR<20:16>) 253
TBPLTRH Program Memory Table Pointer High Byte (TBLPTR<15:8>) 253
Legend: — = unimplemented, read as ‘0’. Shaded cells are not used during Flash/EEPROM access.