Datasheet

PIC16F630/676
DS40039E-page 32 © 2007 Microchip Technology Inc.
5.0 TIMER1 MODULE WITH GATE
CONTROL
The PIC16F630/676 devices have a 16-bit timer.
Figure 5-1 shows the basic block diagram of the Timer1
module. Timer1 has the following features:
• 16-bit timer/counter (TMR1H:TMR1L)
• Readable and writable
• Internal or external clock selection
• Synchronous or asynchronous operation
• Interrupt on overflow from FFFFh to 0000h
• Wake-up upon overflow (Asynchronous mode)
• Optional external enable input (T1G
)
• Optional LP oscillator
The Timer1 Control register (T1CON), shown in
Register 5-1, is used to enable/disable Timer1 and
select the various features of the Timer1 module.
FIGURE 5-1: TIMER1 BLOCK DIAGRAM
Note: Additional information on timer modules is
available in the PIC
®
Mid-Range Refer-
ence Manual, (DS33023).
TMR1H
TMR1L
LP Oscillator
T1SYNC
TMR1CS
T1CKPS<1:0>
SLEEP Input
F
OSC/4
Internal
Clock
Prescaler
1, 2, 4, 8
Synchronize
Detect
1
0
0
1
Synchronized
Clock Input
2
OSC1
OSC2
Set Flag bit
TMR1IF on
Overflow
TMR1
TMR1ON
TMR1GE
TMR1ON
TMR1GE
INTOSC
T1OSCEN
LP
w/o CLKOUT
T1G