Datasheet

10 Atmel LED Drivers-MSL3163/MSL3164
PARAMETER SYMBOL CONDITIONS AND NOTES MIN TYP MAX UNIT
SCK Falling Edge to CSB Rising Edge
Setup Time
t
SCK:CSB(SU)
50 ns
MOSI to Falling Edge of SCK Setup
Time
t
MOSI(SU)
16 ns
SCK Falling Edge to MOSI Setup Time t
MOSI(HOLD)
20 ns
MOSI, CSB, SCK Signal Rise Time t
R(SPI)
5.0 ns
MOSI, CSB, SCK Signal Fall Time t
F(SPI)
5.0 ns
CSB Falling Edge to MISO Data Valid t
CSB:MISO(DV)
50 ns
CSB Rising Edge to MISO High
Impedance
t
CSB:MISO(HIZ)
50 ns
SCK Rising Edge to MISO Data Valid t
VALID
25 80 ns
Note 1. Subject to thermal dissipation characteristics of the device
Note 2. Guaranteed by design, not production tested.
Note 3. Minimum SCL clock frequency is limited by the bus timeout feature, which resets the serial bus interface if either SDA or SCL is held low for
t
timeout
. Disable bus timeout via the Power Control register 0x02[6].
Note 4. t
VD:ACK
= SCL LOW to SDA (out) LOW acknowledge time.
Note 5. t
VD:DAT
= minimum SDA output data-valid time following SCL LOW transition.
Note 6. A master device must internally provide an SDA hold time of at least 300ns to ensure an SCL low state.
Note 7. The maximum SDA and SCL rise times is 300ns. The maximum SDA fall time is 250ns. This allows series protection resistors to be connected
between SDA and SCL inputs and the SDA/SCL bus lines without exceeding the maximum allowable rise time.
Note 8. MSL3163/4 includes input filters on SDA, SCL, AD0 and AD1 inputs that suppress noise less than 50ns.