Datasheet
Table Of Contents
- Features
- Typical Applications
- 1. Introduction
- 2. Ordering Information
- 3. Application Circuit
- 4. Absolute Maximum Ratings
- 5. Electrical Characteristics
- 6. Block Diagram
- 7. Pinout and Pin Description
- 8. Typical Application Circuit
- 9. Detailed Description
- 10. Fault Conditions
- 11. Applications Information
- 12. Control Registers
- 13. Detailed Register Descriptions
- 13.1 RAM (0x00 through 0x1F)
- 13.2 Main String Reference Voltage register (MREF, 0x20)
- 13.3 Color-Adjust String Reference Voltage register (CAREF, 0x21)
- 13.4 Fault Disable register (FAULT, 0x22)
- 13.5 Fault Status register (FAULTSTAT, 0x23), Read Only
- 13.6 Sleep register (SLEEP, 0x24)
- 13.7 Main String Duty Cycle register, High Byte (MDUTYHIGH, 0x34)
- 13.8 Main String Duty Cycle register, Low Byte (MDUTYLOW, 0x35)
- 13.9 Color Adjust String Duty Cycle register, High Byte (CADUTYHIGH, 0x36)
- 13.10 Color Adjust String Duty Cycle register, Low Byte (CADUTYLOW, 0x37)
- 13.11 Efficiency Optimizer Control Register (EOCTRL, 0x40)
- 13.12 Registers 0x60 and 0x61, EEPROM Access
- 14. I²C Serial Interface
- 15. Packaging Information
- 16. Datasheet Revision History
- Table of Contents

29
MSL2023/2024 [DATASHEET]
42063A–LED–02/2013
13.7 Main String Duty Cycle register, High Byte (MDUTYHIGH, 0x34)
Contains the upper 8-bits of the 12-bit MSL2023 main string duty cycle setting. The remaining 4-bits are in register 0x35.
The registers combine to form the main string duty cycle, a linear relation where 0x000 = 0% to 0xFFF = 100%. When
changed, the duty cycle updates at the beginning of the next output PWM period.
Table 13-7. Main String Duty Cycle High register (MDUTYHIGH, 0x34), defaults highlighted.
13.8 Main String Duty Cycle register, Low Byte (MDUTYLOW, 0x35)
Contains the lower 4-bits of the 12-bit MSL2023 main string duty cycle setting. The upper 8-bits are in register 0x34. The
registers combine to form the main string duty cycle, a linear relation where 0x000 = 0% to 0xFFF = 100%. When
changed, the duty cycle updates at the beginning of the next output PWM period.
Table 13-8. Main String Duty Cycle Low register (MDUTYLOW, 0x35), defaults highlighted.
13.9 Color Adjust String Duty Cycle register, High Byte (CADUTYHIGH, 0x36)
Contains the upper 8-bits of the 12-bit MSL2023 color-adjust string duty cycle setting. The remaining 4-bits are in register
0x37. The registers combine to form the color-adjust string duty cycle, a linear relation where 0x000 = 0% to 0xFFF =
100%. When changed, the duty cycle updates at the beginning of the next output PWM period.
Table 13-9. Color Adjust String Duty Cycle High register (CADUTYHIGH, 0x36), defaults highlighted.
13.10 Color Adjust String Duty Cycle register, Low Byte (CADUTYLOW, 0x37)
Contains the lower 4-bits of the 12-bit MSL2023 color-adjust string duty cycle setting. The upper 8-bits are in register
0x36. The registers combine to form the color-adjust string duty cycle, a linear relation where 0x000 = 0% to 0xFFF =
100%. When changed, the duty cycle updates at the beginning of the next output PWM period.
Register name Address
Register name
D7 D6 D5 D4 D3 D2 D1 D0
MDUTYHIGH 0x34 MDUTYHIGH[11:4]
DEGAULT = 0xFF 1 1 1 1 1 1 1 1
Register name Address
Register name
D7 D6 D5 D4 D3 D2 D1 D0
MDUTYLOW 0x35 – – – – MDUTYLOW [3:0]
DEFAULT = 0x0F 000011 1 1
Register name Address
Register data
D7 D6 D5 D4 D3 D2 D1 D0
CADUTYHIGH 0x36 CADUTYHIGH[11:4]
DEFAULT = 0xFF 111111 1 1