Datasheet

MCP1725
DS22026B-page 18 © 2007 Microchip Technology Inc.
4.6 C
DELAY
Input
The C
DELAY
input is used to provide the power-up delay
timing for the power good output, as discussed in the
previous section. By adding a capacitor from the
C
DELAY
pin to ground, the PWRGD power-up time
delay can be adjusted from 200 µs (no capacitance on
C
DELAY
) to 300 ms (0.1 µF of capacitance on C
DELAY
).
See Section 1.0 “Electrical Characteristics” for
C
DELAY
timing tolerances.
Once the power good threshold (rising) has been
reached, the C
DELAY
pin charges the external capacitor
to V
IN
. The charging current is 140 nA (typical). The
PWRGD output will transition high when the C
DELAY
pin
voltage has charged to 0.42V. If the output falls below
the power good threshold limit during the charging time
between 0.0V and 0.42V on the C
DELAY
pin, the
C
DELAY
pin voltage will be pulled to ground, thus reset-
ting the timer. The C
DELAY
pin will be held low until the
output voltage of the LDO has once again risen above
the power good rising threshold. A timing diagram
showing C
DELAY
, PWRGD and V
OUT
is shown in
Figure 4-4.
FIGURE 4-4: C
DELAY
and PWRGD Timing
Diagram.
4.7 Shutdown Input (SHDN)
The SHDN input is an active-low input signal that turns
the LDO on and off. The SHDN
threshold is a
percentage of the input voltage. The typical value of
this shutdown threshold is 30% of V
IN
, with minimum
and maximum limits over the entire operating
temperature range of 45% and 15%, respectively.
The SHDN
input will ignore low-going pulses (pulses
meant to shut down the LDO) that are up to 400 ns in
pulse width. If the shutdown input is pulled low for more
than 400 ns, the LDO will enter Shutdown mode. This
small bit of filtering helps to reject any system noise
spikes on the shutdown input signal.
On the rising edge of the SHDN
input, the shutdown
circuitry has a 30 µs delay before allowing the LDO
output to turn on. This delay helps to reject any false
turn-on signals or noise on the SHDN
input signal. After
the 30 µs delay, the LDO output enters its soft-start
period as it rises from 0V to its final regulation value. If
the SHDN
input signal is pulled low during the 30 µs
delay period, the timer will be reset and the delay time
will start over again on the next rising edge of the
SHDN
input. The total time from the SHDN input going
high (turn-on) to the LDO output being in regulation is
typically 100 µs. See Figure 4-5 for a timing diagram of
the SHDN
input.
FIGURE 4-5: Shutdown Input Timing
Diagram.
V
OUT
T
PG
V
PWRGD_TH
C
DELAY
C
DELAY
Threshold (0.42V)
PWRGD
0V
V
IN
(typ)
SHDN
V
OUT
30 µs
70 µs
T
OR
400 ns (typ)