Datasheet

© 2011 Microchip Technology Inc. DS41420C-page 9
MCP1623/24
3.0 PIN DESCRIPTIONS
The descriptions of the pins are listed in Table 3-1.
TABLE 3-1: PIN FUNCTION TABLE
3.1 Switch Node Pin (SW)
Connect the inductor from the input voltage to the SW
pin. The SW pin carries inductor current and can be as
high as 425 mA peak. The integrated N-Channel switch
drain and integrated P-Channel switch source are
internally connected at the SW node.
3.2 Ground Pin (GND)
The ground or return pin is used for circuit ground
connection. Length of trace from input cap return, output
cap return and GND pin should be made as short as
possible to minimize noise on the GND pin.
3.3 Enable Pin (EN)
The EN pin is a logic-level input used to enable or
disable device switching and lower quiescent current
while disabled. A logic high (>90% of V
IN
) will enable
the regulator output. A logic low (<20% of V
IN
) will
ensure that the regulator is disabled.
3.4 Feedback Voltage Pin (FB)
The FB pin is used to provide output voltage regulation
by using a resistor divider. The FB voltage will be 1.21V
typical with the output voltage in regulation.
3.5 Output Voltage Pin (V
OUT
)
The output voltage pin connects the integrated
P-Channel MOSFET to the output capacitor. The FB
voltage divider is also connected to the V
OUT
pin for
voltage regulation.
3.6 Power Supply Input Voltage Pin
(V
IN
)
Connect the input voltage source to V
IN
. The input
source should be decoupled to GND with a 4.7 µF
minimum capacitor.
3.7 Signal Ground Pin (S
GND
)
The signal ground pin is used as a return for the
integrated V
REF
and error amplifier. In the 2x3 DFN
package, the S
GND
and power ground (P
GND
) pins are
connected externally.
3.8 Power Ground Pin (P
GND
)
The power ground pin is used as a return for the high--
current N-Channel switch. In the 2x3 DFN package, the
P
GND
and signal ground (S
GND
) pins are connected
externally.
3.9 Output Voltage Sense Pin (V
OUTS
)
The output voltage sense pin connects the regulated
output voltage to the internal bias circuits. In the 2x3
DFN package, V
OUTS
and V
OUTP
are connected
externally.
3.10 Output Voltage Power Pin (V
OUTP
)
The output voltage power pin connects the output
voltage to the switch node. High current flows through
the integrated P-Channel and out of this pin to the
output capacitor and output. In the 2x3 DFN package,
V
OUTS
and V
OUTP
are connected externally.
3.11 Exposed Thermal Pad (EP)
There is an internal electrical connection between the
Exposed Thermal Pad (EP) and the V
SS
pin; they must
be connected to the same potential on the Printed
Circuit Board (PCB).
Pin Name
MCP1623/24
Description
SOT23 2x3 DFN
SW 1 5 Switch Node, Boost Inductor Input Pin
GND 2 — Ground Pin
EN 3 4 Enable Control Input Pin
FB 4 1 Feedback Voltage Pin
V
OUT
5 — Output Voltage Pin
V
IN
6 8 Input Voltage Pin
S
GND
— 2 Signal Ground Pin
P
GND
— 3 Power Ground Pin
V
OUTS
— 7 Output Voltage Sense Pin
V
OUTP
— 6 Output Voltage Power Pin
EP — 9 Exposed Thermal Pad (EP); must be connected to V
SS.